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ABSTRACT
The ubiquity of electronics in modern technology is undeniable. Although it is not
feasible to design or analyze circuits in an exhaustively detailed fashion, it is still
imperative that circuit design engineers understand the pertinent physical tradeoffs
and are able to think at the appropriate level of mathematical abstraction. This thesis
presents several mathematical modeling techniques of common electronic systems.
First, we derive, ab initio, a general analytical model for the behavior of electrical
oscillators under injection without making any assumptions about the type of oscil-
lator or the size or shape of the injection. This model provides novel insights into
the phenomena of injection locking and pulling while subsuming existing theories
found in the literature. Next, we focus on the familiar scenario of an inductor-
capacitor (LC) oscillator locked to a sinusoidal signal. An exact analysis of this
circuit is carried out for an arbitrary injection strength and frequency, a task which
has not been executed to fruition in the existing literature. This analysis intuitively
illuminates the fundamental physics underlying the synchronization of electrical
harmonic oscillators, and it generalizes the notion of the lock range for such oscilla-
tors into separate necessary and sufficient conditions. We then turn to the classical
estimate of the bandwidth of a linear time-invariant (LTI) system via the sum of its
zero-value time constants (ZVTs), and we show that this sum can actually be used
to tightly bound the bandwidth—both from above and from below—in addition to
simply estimating it. Finally, we look at a natural generalization of the Gilbert cell
topology: an analog multiplier for an arbitrary number of inputs; we then analyze
its large- and small-signal characteristics as well as its frequency response.
Throughout, we will demonstrate how infusing physical intuition with mathemati-
cal rigor whilst seeking a balance between detailed analysis and abstract modularity
results in models that are conceptually insightful, sufficiently accurate, and compu-
tationally feasible.
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1C h a p t e r 1
INTRODUCTION
It goes without saying that electrical engineering has revolutionized the world we
live in. From the wireless communication of information in our quest to enable
global connectivity, to the efficient storage of energy and distribution of power
for millions of people, to the design of sensors for low-cost lab-on-a-chips and
actuators for novel biomedical treatment techniques, electronics is ubiquitous in
modern technology. However, the design of electronic systems continues to be
a uniquely challenging task for engineers. Numerous design variables need to
be simultaneously optimized yet form an intricate high-dimensional network of
internal tradeoffs. Coupling this dichotomy with the complexity of the physics of
the devices used, circuit design cannot be feasibly executed in an exact fashion—no
engineering or scientific endeavor can be; as the old saying goes, “All models are
wrong, but some are useful.” Still, the approach to good circuit design is far from
being ad hoc or heuristic oriented: it must be systematic, based on a fundamental
understanding of the pertinent physical issues, and contemplated at the right level
of mathematical abstraction. In this thesis, we will focus on several widely used
electronic systems. Throughout, we will see how seeking the right balance between
rigor and intuition, between looking at physical details and thinking in terms of
conceptual abstractions, and between exact derivations and approximate analysis
will allow us to glean hitherto unknown insights that are both significant and cogent.
We will first direct our attention toward the oscillator, which generates the “heart-
beat” of virtually all modern electronic systems. This is because 1) electronics is
typically clocked—they must have a time reference by which they operate, and 2)
transceivers for wireless and wireline communication systems must convert data
between baseband and the frequency of transmission. However, oscillators suffer
from two major issues, both of which boil down to how an oscillator’s “cycling”
or phase is influenced by external perturbations. Since an oscillator has no abso-
lute time reference, phase disturbances are never eliminated and persist indefinitely.
First, oscillators have a propensity to synchronize to one another, leading to injection
locking (when this tendency consummates) or pulling otherwise. This phenomenon
can be desirable, when different oscillators need to produce correlated time ref-
erences; or undesirable, when distinct yet proximate oscillators need to operate
2independently. The second problem is how random fluctuations, typically generated
by the oscillator’s constituent components, create jitter and degrade the oscillator’s
spectral purity. Known as phase noise, this issue has been successfully modeled by
Hajimiri [1]–[4] using the impulse sensitivity function (ISF). Chapter 2 generalizes
Hajimiri’s theory and presents a methodology for computing how the phase and am-
plitude of any type of electrical oscillator responds to injections of arbitrary size and
shape. This general framework allows us to gain novel insights into injection locking
and pulling. Chapter 3 hones in on harmonic electrical (i.e., LC) oscillators and
performs an exact physical analysis of their steady-state behavior under sinusoidal
injection. In doing so, we “generalize” the lock range by deriving separate necessary
and sufficient conditions for locking to occur. We also analyze the overlooked issue
of how the oscillator’s core nonlinearity processes phase modulation.
Next, Chapter 4 concerns itself with analyzing the bandwidth of an LTI electronic
circuit. A well-known approximation for a low-pass circuit is the reciprocal of the
sumof the zero-value time constants (ZVTs); here, wemake amore precise statement
and prove tight lower and upper bounds based on the ZVT sum assuming real poles.
Specifically, we show that for a given system order, the bandwidth is infimized by
making one of the poles increasingly dominant and maximized by making all the
poles identical. The impact of zeros and complex poles is also discussed.
We then turn to analog electronicmultipliers in Chapter 5, which have found tremen-
dous utility as frequency mixers in communication transceivers. We generalize the
Gilbert cell topology into a circuit capable of multiplying an arbitrary number of
signed inputs, analyze the large- and small-signal behavior of the circuit for an
arbitrary device nonlinearity, and present a relatively intuitive way of looking at the
frequency response of the multiplier.
Finally, Chapter 6 briefly discusses two other works done during my time here. The
first is the design of an on-chip thermometer based on a proportional-to-absolute-
temperature (PTAT) current for use in space-based solar power applications. The
temperature sensor is operable from −25℃ to 150℃, features a linear output char-
acteristic with a gain of 7.6 ± 0.15 mV/℃ over the operation range, and exhibits
output variations bounded by ±1℃ over process corners, ±2.5℃ over anticipated
worst-case supply variations, and ±6℃ over device mismatch (3σ). The second is
the design of a DC-DC converter which uses a novel “co-prime” cascading technique
to achieve several performance improvements over the state-of-the-art: nearly triple
the number of conversion ratios while occupying less than 40% chip area.
3C h a p t e r 2
TOWARD A GENERAL THEORY OF ELECTRICAL
OSCILLATORS UNDER INJECTION, WITH APPLICATIONS
TO LOCKING AND PULLING
2.1 Introduction
Injection locking refers to the fascinating natural phenomenon whereby an oscillator
which is perturbed, or injected, by a sufficiently strong periodic signal at a nearby
frequency will tend to oscillate at the injection frequency. In doing so, the oscillator
also exhibits a fixed phase difference with the injection signal, and we say that the
oscillator is injection locked. If the injection and free-running oscillation frequencies
coincide, this phase difference is zero, implying that the oscillator is synchronized
to the injection. In the event that the injection is too weak or has a frequency that
is too far away from the oscillator’s free-running one, the oscillator will instead be
pulled by the injection, in which case the oscillator’s spectrum displays a countably
infinite number of tones [5], [6]. Due to the prevalence of oscillators and clocks
in electronic systems, the need to synchronize them to external references on the
one hand, and their propensity to be disturbed by (unwanted) external signals on
the other, injection locking and pulling has been studied and utilized extensively,
particularly within the context of electrical engineering [5], [7]–[23].
To formulate a general theory of injection locking and pulling in electrical oscillators,
we attack the more general problem of describing how an oscillator responds when
perturbed by an external signal of any type, periodic or not. Although such a theory
of oscillators has been developed considerably from a mathematical standpoint (see
[24]–[28], for e.g.), particularly in the dynamical systems community using Floquet
theory, such analyses are often too abstract or too complicated for engineers to use
them effectively and efficiently. On the other hand, the existing models of injection
locking and pullingwithin the electrical engineering communitymay not be rigorous
or general enough to produce sufficiently accurate results for a variety of scenarios.
Therefore, there is a gap between these two approaches for studying the perturbation
of electrical oscillators. We seek to bridge that gap.
This chapter is broadly organized into two parts. First, we begin by looking at
the “simplest” case: a harmonic oscillator subjected to a small, sinusoidal injec-
4tion. Our analysis of this situation sets the stage for our general framework, which
aims to model the response of an oscillator of any type injected by a signal of
arbitrary strength and shape, and which may or may not be periodic. Specifically,
Section 2.2 uses a thought experiment involving an impulse train to introduce an
alternative perspective into the injection locking of harmonic oscillators. Based on
a mathematical analysis of the oscillator and injection waveforms, the lock range
of an LC oscillator under a small sinusoidal injection, originally derived by Adler,
is also obtained. Section 2.3 generalizes the thought experiment to obtain both the
steady-state solution to Adler’s equation as well as quantify how the amplitude of
oscillation is affected. Section 2.4 briefly “stretches” the thought experiment even
further to account for phase dynamics (Adler’s equation) and amplitude modulation
while serving to transition into this chapter’s main material. Section 2.5 describes
a generalized model of electrical oscillators that captures how the amplitude and
phase respond to an injection of arbitrary size, shape, and periodicity. Section 2.6
explores some special cases of the proposed model and formulates the computation
of the lock range as an optimization problem. Finally, Section 2.7 introduces another
thought experiment, namely the “step response” of an oscillator, which gives us a
new way of thinking about how an oscillator’s amplitude and phase are affected
by a finite, continuous injection, and asks whether or not the amplitude and phase
responses can actually be conceptually decoupled.
2.2 A Thought Experiment: Injecting a Sinusoid with an Impulse Train
We start with the following thought experiment. Consider the sinusoidal output
waveform of a harmonic electrical oscillator (i.e., an LC oscillator); specifically, we
will use the charge swing q(t) (across the capacitor) as our output variable (Fig. 2.1).
Now, a small impulse of current is injected periodically onto this sinusoidal charge
waveform in such away that each injection does not alter the system’s amplitude qmax
(or energy)—it merely switches the polarity of the instantaneous charge (Fig. 2.2).
We will adopt the convention where a positive injection of charge advances the
phase (Fig. 2.3a), whereas injecting negative charge retards the phase (Fig. 2.3b). It
should be apparent that for a given normalized injection strength qinj/qmax, there is
only a single time instant during each period that the injection can occur. That is,
there exists a relationship between the injection strength qinj/qmax and the deviation
between the injection period and the sinusoid’s natural period ∆T B Tinj − T0.
Also, the injection phase, defined as the phase difference between the fundamental
component (in a Fourier series sense) of the impulse-train injection input and the
5Figure 2.1: Unperturbed harmonic oscillator output.
oscillator output, must be θ = − sign(qinj) · 90°.
Figure 2.2: Idealized conceptual setup for the thought experiment of Section 2.2.
Can we instantaneously deposit charge onto the capacitor without changing the
energy stored in the LC tank? For a given amount of stored energy, how much
charge qinj should be periodically deposited to shift the frequency of the resultant
output waveform q(t) by a certain amount?
Let us compute the phase shift caused by each injection (per cycle) so we can specify
the relationship between the frequency difference ∆ω and the injection strength. By
construction, each injectionmerely switches the polarity of the instantaneous charge,
which, if we adopt a sine reference, changes the instantaneous phase from −φ to
φ (where φ has the same sign as qinj). The amount of charge needed to advance
the phase by ∆ϕ = 2φ is the negative of twice the charge at the instant when it is
6(a) qinj > 0, ωinj > ω0
(b) qinj < 0, ωinj < ω0
Figure 2.3: Illustration of the thought experiment: an impulse train of injected
charge that (a) speeds up or (b) slows down the oscillation without altering the
amplitude.
injected:






This phase shift ∆ϕ corresponds to a period difference of
∆T ≡ Tinj − T0 = −∆ϕ2pi · T0. (2.2)
7Noting that ∆T/T0 = −∆ω/ωinj, the phase shift caused by each injection per cycle





















One might have noticed that our mathematical analysis thus far has really only dealt
with an ideal LC tank or resonator—to extend our reasoning to LC oscillators,
which feature nonlinear amplitude restoration, we augment the setup of Fig. 2.2 to
the more complete circuit of Fig. 2.4.
Figure 2.4: Schematic for the thought experiments discussed in Sections 2.2–2.4.
The injection source iinj(t) is a current impulse train, periodically injecting a discrete
amount of charge qinj every Tinj time units. It should be apparent that all of this in-
jected current flows onto the capacitor. The current exchanged between the inductor
(L) and the capacitor (C) has a peak value of ω0qmax, whereas a peak current of Iosc
is exchanged between the loss resistance RP and the transconductor −Gm-cell. We
are primarily interested in the steady-state behavior of this circuit.
Arguendo, let us look at the fundamental component of this current impulse train

















Also, recall that the amplitude of the current sloshing within the LC tank is Q (the
quality factor) times the oscillator current (see Fig. 2.4), which both comes from the
active devices and is consumed by the parallel loss RP:
ω0qmax = QIosc. (2.6)
8Taking the absolute value of Eq. (2.4) and using Eqs. (2.5) and (2.6) to substitute






which is Adler’s lock range!
Notice that this signifies that the current setup is poised at the edge of the lock range,
or more insightfully, that all of the injection current is “reactive” and is being used to
change the oscillation frequency. Mathematically, this follows from the fact that the
impulse train’s fundamental component is in quadrature with the oscillation. The
concept of the injection’s “reactive” and “in-phase” components will be discussed
in great detail in Chapter 3.
Also, carefully observe that this system is clearly nonlinear—changing the amplitude
of the input changes the frequency of the output. As such, traditional techniques for
dealing with linear systems (i.e., convolution or superposition integrals) cannot be
used here.
2.3 Locked Oscillators: Adler’s Equation’s Steady-State Solution
What if the impulses do not occur at θ = ±90° and instead are capable of instanta-
neously altering the system’s energy? Over the course of a single injection period,
we assume that the oscillation amplitude (or the system’s energy) is completely re-
stored by the oscillator’s inherent nonlinearities, but the phase perturbation remains.
Also, suppose the injections are set up such that the system returns to the same
phase at each injection, resulting in a periodic waveform. Here, we need to specify
the injection strength qinj/qmax and the injection phase θ to set ∆T . Let us calculate
this relationship below.
Phase Perturbation
When charge is injected into the waveform, how does the oscillator respond after-
wards? In a physical oscillator, this charge is dumped onto the capacitor within the
tank—the inductor is not disturbed. Since the inductor current is proportional to the
time derivative of the tank’s voltage, we have the following invariant: the injection
instantaneously alters q(t) by qinj, but it does not change q′(t). Let us assume the
injection occurs at some time t0, which corresponds to an initial phase φi = ω0t0.
Without loss of generality, we adopt a sine reference: q(t−0 ) = qmax sin(φi) and
9q′(t0) = ω0qmax cos(φi). Then the oscillator’s phase immediately post-injection is1
φ f = tan−1
(




















Again assuming the injection strength is small, we linearize Eq. (2.8) about qinj = 0
to get




and so the phase perturbation due to qinj is
∆ϕ B φ f − φi =
qinj
qmax
cos φi . (2.10)
To express this result in terms of θ, note that the phase of (the fundamental component
of) the impulse train at any one of the injection instants is sign(qinj) · pi/2 (since we
adopted a sine reference), and so θ = φi − sign(qinj) · pi/2. This gives
∆ϕ = − sign(qinj) ·
qinj
qmax




Notice that we have essentially computed Hajimiri’s impulse sensitivity function
(ISF) Γ(θ) [1], defined as the steady-state phase perturbation incurred due to an
injection at a relative phase θ, normalized to the injection strength qinj/qmax. For an
ideal harmonic LC oscillator, Γ(θ) = − sin θ. We therefore postulate the following





We will return to this idea later in Section 2.5.
Amplitude Perturbation
For the sake of posterity (and because we will need this analysis later), we can also
compute the instantaneous change in the oscillator’s amplitude qmax using an energy
1Technically, Eq. (2.8) is only valid when q′(t0) > 0. When q′(t0) < 0, we need to add pi so
φ can take on angles outside of [−pi/2, pi/2]. However, this technicality is inconsequential to our
analysis since q′(t), and hence its sign, remain unaltered by the injection, and so pi is merely an













Substituting in the time instant immediately after the injection (t = t+0 ) and noting
that LC = 1/ω02, we get
qmax, f =
√
qmax,i2 + qinj2 + 2qmax,iqinj sin φi . (2.14)
Using φi = θ + sign(qinj) · pi/2 once again, we arrive at
qmax, f =
√
qmax,i2 + qinj2 + 2
qinj qmax,i cos θ, (2.15)
which we can also linearize about qinj = 0 to get
∆qmax ≈
qinj cos θ. (2.16)
Thus, cos θ is essentially the “amplitude ISF” for harmonic oscillators.
Adler’s Steady-State Solution
Returning to our result Eq. (2.11), since Eqs. (2.2), (2.5), and (2.6) still hold, we






This is the steady-state solution to Adler’s equation!
2.4 Stretching the Thought Experiment
Here, we will explore two conceptually intuitive (but not necessarily analytically
rigorous) generalizations of the presented thought experiment. We will describe
the generalizations as “hand-wavy” below to emphasize their ephemeral logical
basis. These generalizations serve to demonstrate the potential insight which can be
gleaned from the thought experiment, underline the significance of thinking about
an oscillator’s “impulse response”, and set the stage of the main topic of this chapter:
modeling oscillators under injection in the most general setting. Finally, note that
these two generalizations are not mutually exclusive.
“Hand-Wavy” Generalization 1: Adler’s Equation
Let us briefly consider what happens if the system has not yet reached steady state.
That is, the system does not return to the same phase at each injection. Then the
oscillator’s response does not have a well-defined period. Still, we can imagine an
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instantaneous oscillation frequency ωosc whose deviation from the natural resonant
frequency ω0 is governed by Eq. (2.17). Noting that the instantaneous phase of the
oscillator is ωinjt + θ and that ωosc is its time-derivative, we get
dθ
dt




which is Adler’s equation.
If wewere to use the impulse sensitivity function to generalize this result, i.e., replace
− sin(θ) → Γ(θ), and use the total charge swing qmax instead of the oscillator current
Iosc, we would get
dθ
dt




Given the fact that the ISF and the perturbation projection vector (PPV) from [24]
are the same [29], this equation is essentially an alternate way of expressing the
so-called “Gen-Adler’s equation” derived in [11].
“Hand-Wavy” Generalization 2: Steady-State Amplitude Modulation
It should not be surprising that for injections which do instantaneously alter the
maximum charge swing (i.e., θ , ±90°), the steady-state amount of energy in the
system, and therefore the steady-state oscillation amplitude, are also affected by the
impulse train. Let us quantify this. The free-running maximum charge swing qmax,0,
which satisfies ω0qmax,0 = QIosc (see Fig. 2.4), is sustained by an energetic balance
between the transconductor (which supplies Iosc) and the tank loss (which sets Q).
Any deviation of the amplitude from qmax,0 decays exponentially with a time constant
equal to the relaxation time of the parallel RLC circuit: τ0 = 2RPC = 2Q/ω0. Each
injection instantaneously changes the amount of energy stored in the LC tank, but
the oscillator also continuously attempts to restore its amplitude to the free-running
amount in accordance with the aforementioned exponential decay time dynamic.
Eventually, this process reaches an equilibrium. Let δqmax denote the maximum
charge swing in excess (positive or negative) of qmax,0 immediately after an injection.
From Eq. (2.16), we know that each injection instantaneously changes the maximum
charge swing by ∆qmax =
qinj cos θ. In steady state, the oscillator must return to
the same amplitude over each period, and so we require
δqmaxe−Tinj/τ0 = δqmax − ∆qmax. (2.20)
Solving for δqmax, we get
δqmax =
∆qmax
1 − e−Tinj/τ0 . (2.21)
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We know that between successive injections, the maximum charge swing as a
function of time is given by
qmax(t) = qmax,0 + δqmaxe−t/τ0 . (2.22)
Arguendo, within the realm of our thought experiment, let us consider the time-









Substituting for δqmax from Eq. (2.21), we get
〈qmax〉 = qmax,0 + τ0Tinj∆qmax. (2.24)
This equation makes sense: the longer it takes to dissipate energy (a larger τ0), or
the more frequent the injections (a smaller Tinj), the more influence the injections
will have on the average amplitude in steady state. Replacing qmax with 〈qmax〉 in




Iosc + Iinj cos θ
. (2.25)
Further applying “Hand-Wavy” Generalization 1, namely that the instantaneous
frequency shift before the onset of steady state is
∆ω ≡ dθ
dt




= ω0 − ωinj − ω02Q
Iinj sin θ
Iosc + Iinj cos θ
, (2.27)
which is Mirzaei’s Generalized Adler’s equation [9]. We will return to Mirzaei’s
work numerous times from various perspectives in our subsequent discussions.
2.5 An ISF-based General Model of Oscillators under Injection
Following the spirit of the analysis in the previous section, we postulate the following
generalized model for the response of an oscillator’s amplitude and phase to any
perturbation, of arbitrary size/shape and not necessarily periodic. In the most
general setting, an oscillator can be represented by a phase variable φ and n > 0
amplitude variables A1, . . . , An. Note that for an oscillator under perturbation, the
amplitude may be disturbed as well, and so the oscillator may not be traversing
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along its free-running limit cycle. In this case, the concept of “phase” is not well-
defined. Instead, φ more generally represents the isochron that the system resides
on, where all points on the same isochron will eventually converge to the same point
on the free-running limit cycle in the unperturbed case [27]. That is, an isochron
is essentially an “equi-phase” manifold in the state space [21]. We assume that for
most practical electronic oscillators, we can capture the essential behavior of all
the Ai’s via a single unit-less amplitude perturbation variable ξ. We define ξ such
that if the nominal free-running oscillation voltage waveform is f (ω0t), then under
injection the oscillation waveform is given by
vosc(t) ≡ [1 + ξ(t)] · f [φ(t)]
≡ [1 + ξ(t)] · f (ω0t + ϕ)
≡ [1 + ξ(t)] · f (ωinjt + θ) , (2.28)
wherewe have defined three different phase variables: φ is the oscillator’s “absolute”
phase, ϕ is the oscillator’s phase referred to free-running, and θ is the oscillator’s
phase referred to the injection (assuming it’s periodic).
We now define two generalized impulse sensitivity functions (ISFs). Note that in
our model, our ISFs will be normalized to the injection amplitude qinj, not the
injection strength qinj/qmax as Hajimiri has done so. Specifically, the phase ISF Γ
can be defined as the rate of change of φ with respect to the amount of charge that
is injected into the oscillator qinj:
Γ(φ, ξ) B ∂φ
∂qinj
, (2.29)
whereas the amplitude ISF Λ can be defined as the gradient of ξ with respect to the
injected charge:
Λ(φ, ξ) B ∂ξ
∂qinj
. (2.30)
A key insight at this point is that both ISFs are functions of the oscillator’s state
(φ, ξ); that is, we write Γ(φ, ξ) and Λ(φ, ξ). Note that both ISFs are periodic in
their first arguments φ with period 2pi. The simulation and computation of Γ in the
absence of ξ has been discussed extensively in numerous references [1]–[4], [30].
If the injection current iinj(t) is finite, then the amount of charge injected into the
time interval [t, t + dt] is always infinitesimally small, and hence within the linear
response region [1], [21]. That is, the relationship between the amount by which the
phase is perturbed dφ during this time interval features a linear relationship with the
14




= ω0 + Γ(φ, ξ) · iinj(t) (2.31a)
dϕ
dt
= Γ(ω0t + ϕ, ξ) · iinj(t) (2.31b)
dθ
dt
= ω0 − ωinj + Γ
(
ωinjt + θ, ξ
) · iinj(t). (2.31c)
For the amplitude, we know that ξ must return to 0 in steady state in the absence of
perturbation (iinj = 0). However, the dynamics under which this decay occurs may








+ Λ(φ, ξ) · iinj(t) (2.32)
where τ0 is a first-order energy restoration time constant2.
2.6 Special Cases
Periodic Injections and Time-Averaging
Note that in the locked case, we expect θ to be a constant (i.e., dθ/dt = 0), since the
oscillator’s phase should track the injection phase, up to a constant delay. However,
looking at Eq. (2.31c), and assuming a small injection so ξ  1, we see that the
product Γ(ωinjt + θ) · iinj(t) cannot be equal to a constant (specifically, ωinj−ω0) due
to the presence of higher order harmonics that result from multiplying two periodic
functions. Therefore, θ being a constant is not a solution to Eq. (2.31c). To alleviate
this apparent paradox, we postulate that θ features small variations which vanish on
average over a single injection period if the oscillator is locked. Mathematically,
we appeal to the theory of averaging [31] to formulate the following time-averaged
differential equations for the phase and amplitude:
dθ
dt






















ωinjτ + θ, ξ
)
iinj(τ) dτ. (2.33b)
2We conjecture that τ0 is proportional to the ratio of the energy stored in the free-running
oscillator to the power dissipated by the oscillator; therefore, τ0 ∝ Q/ω0 where Q is the oscillator’s
quality factor, assuming it is well-defined.
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Since both the injection and the ISFs are periodicwith periodTinj and 2pi respectively,
we can expand them via a Fourier series:












Γm(ξ) sin (mφ + βm)





Λm(ξ) sin (mφ + γm) .
(2.34)
Note that the DC components are defined in such a way to make the next set of
equations easier to express. If we assume the dependence of the ISFs upon ξ is
weak, then their Fourier coefficients become time-independent. This allows us to
carry out the integrals of Eqs. (2.33) to obtain
dθ
dt
≈ ω0 − ωinj+12
∞∑
m=0













Iinj,mΛm cos (mθ + γm − αm) , (2.35b)
where α0 = β0 = γ0 = 0. From Eqs. (2.35), we can see that the ability for an
injection at the mth harmonic to influence the oscillator depends directly upon the
ISFs’mth order harmonic. Furthermore, the formulation of Eqs. (2.35) can also serve
as a foundation for the effective analysis of locking onto higher order harmonics (e.g.,
injection locked frequency dividers [32], [33]). For example, in [16], Maffezzoni
derives the lock range for an oscillator injected by a small sinusoidal signal with






where Γm is the amplitude of the mth Fourier coefficient of Hajimiri’s impulse








Correcting for the normalization factor qmax which is absorbed into our ISF but
not Hajimiri’s, we can easily see from Eq. (2.35a) that Maffezzoni’s lock range is
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indeed the maximum achievable frequency difference |ωinj/m−ω0 | under the locked
condition (dθ/dt = 0) for an injection of the form Iinj sin(ωinjt).
As a simple example, consider the phase of an LC oscillator under small sinusoidal
injection (so ξ  1). The only nonzero terms in the Fourier series expansions of both
the injection and the phase ISF are the first harmonic (k = 1), where Γ1 = 1/qmax
and β1 − α1 = 90°, which yields Adler’s equation.
The Lock Range
Using the time-averaged equations of Eqs. (2.33), we can obtain the one-sided
upper/lower lock ranges by setting dθ/dt and dξ/dt to zero and respectively maxi-
mizing/minimizing the frequency difference ωinj − ω0 subject to the constraint that
the amplitude remain constant on average over a single period. This constraint is
an alternative way of stating that if the oscillator is injection locked, the injection

























ωinjτ + θ, ξ
)
iinj(τ) dτ. (2.39)
LC Oscillators under Large Sinusoidal Injection
Here, we seek to reduce the time-averaged model derived above to Mirzaei’s “Gen-
eralized Adler’s equation” [9], [10]. For an LC oscillator under the following
sinusoidal injection: iinj(t) = Iinj cos(ωinjt), we note from Eqs. (2.11) and (2.16) that
the phase and amplitude ISFs are
Γ(φ, ξ) = − 1
qmax(1 + ξ) sin φ (2.40)
and
Λ(φ, ξ) = 1
qmax
cos φ. (2.41)
Note that the amplitude ISF does not depend on the amplitude perturbation ξ since
an injection of charge will alter the amplitude by the same amount regardless of
the current amplitude.3 On the other hand, the same charge injection induces
3If this point is confusing, consider the following analogy. Let’s say you are collecting apples,
and I give you 3 apples. Then, the number of apples you have increases by 3 regardless of how many
apples you already have.
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less phase shift in oscillators with larger swings. Matching the injection current
and the ISFs with the Fourier expansions of Eqs. (2.34), we have the following
nonzero coefficients: Iinj,1 = Iinj, α1 = pi/2, Γ1(ξ) = 1/[qmax(1 + ξ)], β1 = pi,
Λ1(ξ) = 1/qmax, and γ1 = pi/2. Next, the energy restoration time constant for an
RLC circuit can be computed to be τ0 = 2RPC = 2Q/ω0. We will also approximate
the dynamics of the amplitude restoration as being first order: so a1 = 1 and ak = 0
for k > 1. Finally, recall the identity ω0qmax = QIosc.
Let us first turn our attention to the amplitude dynamics ξ. Either carrying out the




= −ξ + Iinj
Iosc
cos θ. (2.42)
Since the oscillation amplitude under injection A is related to the free-running

























+ A = RP
(
Iosc + Iinj cos θ
)
, (2.45)
which matches Mirzaei’s Generalized Adler’s equation for the amplitude up to a
typo4 (c.f. Eq. (7) in [10]) , if we note that Iosc = 4I/pi and that our θ is equivalent
to their θ − θinj. Next, we turn to the phase. Approximating ξ with its zeroth order
steady-state value ξ ≈ Iinj cos θ/Iosc, Eqs. (2.33a) or (2.35a) can be written as
dθ
dt
= ω0 − ωinj − ω02Q
Iinj sin θ
Iosc + Iinj cos θ
, (2.46)
which is equivalent to Mirzaei’s Generalized Adler’s equation for the phase (c.f.
Eq. (8) in [10]).
Finally, we can solve the optimization problem posed in Section 2.6 to obtain the
large-signal lock range for an LC oscillator under sinusoidal injection. Denote the
4Eq. (7) in [10] is missing the factor of 2 in front of RPC(dA/dt).
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, Iinj ≤ Iosc
− Iosc
Iinj
, Iinj ≥ Iosc
(2.48)












, Iinj < Iosc
+∞ , Iinj ≥ Iosc
(2.49)
which is the lock range derived by Razavi [5]. Note that the lock range is not
actually infinite when the injection current exceeds the oscillator current. In that
(unlikely) scenario, the stability of the system from an energetics standpoint becomes
prominent and the phase and amplitudemodels proposed above begin to break down.
This is explored more in Chapter 3.
2.7 An Aside: The “Step Response” of an Oscillator
Figure 2.5: Schematic of the ideal LC oscillator used as the simulation test
bench. The component values are L = 5 µH, C = 5.066059182117 nF,
RP = 1 kΩ, and Ibias = 1 mA. This leads to a free-running oscillation frequency of
f0 = 1/(2pi
√
LC) ≈ 1 MHz and oscillation amplitude ofV0 = (4/pi)IbiasRP ≈ 1.27V.
Again, we start with a thought experiment. Consider an oscillator whose phase ISF,
Γ(·), has zero DC component, such as an ideal LC oscillator. We then inject into
5Note that the lock range is symmetric for this scenario. In other words, ω+L = ω
−
L and so
maximizing and minimizing the objective yield the same result.
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this oscillator a constant pulse of current whose duration is equal to a single period.
If the injection is sufficiently small, then the instantaneous phase perturbation from
free-running is also small: ϕ  ω0t, and so we can approximate the the integral




Γ(ω0τ) iinj(τ) dτ. (2.50)
Integrating over the injection’s duration, where iinj(t) = Iinj, to compute the induced





which evaluates to 0 if the phase ISF has no DC component. To explore this idea, we
used SpectreRF to simulate an ideal LC oscillator (see Fig. 2.5), which is constructed
as a parallel RLC tank connected to an ideal transconductor (i.e., one whose output
current is equal to iosc = sign(vosc) · Ibias).
However, what we notice from simulation is that the situation is not actually as
simple as the previous argument seems to suggest. First and foremost, as depicted
in Fig. 2.6, the phenomenon of incurring zero phase shift still holds true for large
injections. Of course, if the pulse’s duration is not an integer multiple of a single
period, the injection does perturb the oscillator’s phase by a nonzero amount in
steady state. In the simulations of Fig. 2.7, our injection persists for only a half
period, for example. Exploring this concept of injecting a constant current into an
oscillator a little bit more generally, let us look at the oscillator’s “step response,”
namely what happens when an indefinite pulse of constant current is suddenly
injected into the oscillator. This scenario is depicted in Fig. 2.8. Notice that in
steady state, the oscillation amplitude remains unchanged by the step injection. This
makes sense, since in steady state, the DC injection current is simply consumed in
its entirety by the inductor and so does not affect the energetics of the oscillator.
One crucial way of thinking about what happens when there is a sudden change in
the injection current is that there is an immediate disturbance in the tank’s harmonic
balance. More specifically, recall that an inductor cannot withstand an instantaneous
change in its current, while a capacitor cannot withstand an instantaneous change
in its voltage. The latter further implies that the resistor, which is in parallel with
the capacitor, cannot sustain an instantaneous change in either its voltage or its
current. Therefore, the sudden change in the injection current must initially flow in




Figure 2.6: Constant injections of varying amplitudes into an ideal LC oscillator
over a single period (1 µs). Notice that the oscillator returns to the same phase in
every instance. The red waveform corresponds to no injection: iinj = 0.
Any immediate change in the injection current of an oscillator must flow onto the
capacitance of the injection node, since the capacitor is the only circuit element
that can withstand an instantaneous change in its current without resulting in a
corresponding abrupt change in its voltage.




Figure 2.7: Constant injections of varying amplitudes into an ideal LC oscillator
over a half period (0.5 µs), resulting in a net perturbation to the oscillator’s phase.
The red waveform corresponds to no injection: iinj = 0.
in this section. The utility of this thinking about the step response of an oscillator
lies in the fact that any signal can be modeled to an arbitrary degree of accuracy by
a superposition of step functions. Therefore, if the response to a sudden but finite
change in the injection is understood, a powerful road-map toward a generalized




Figure 2.8: The “step response” of an oscillator: constant, indefinite injections of
varying amplitudes into an ideal LC oscillator. The red waveform corresponds to
no injection: iinj = 0.
2.8 Summary and Future Directions
In this chapter, we formulated a general analytical framework for modeling electrical
oscillators under injection. We did so by extending Hajimiri’s impulse sensitivity
function (ISF) [1] for modeling how the oscillator’s phase responds to small injec-
tions of current, which has found great success in analyzing oscillator phase noise.
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We started off by considering a “contrived” periodic waveform—the steady-state
response of a harmonic oscillator injected with a periodic train of impulses subject
to certain constraints. This thought experiment gave us new physical insight into
how injection locking works, yielded an alternative, simpler derivation of Adler’s
equation, and laid the groundwork for using the ISF to compute how the oscillator’s
amplitude and phase responds to injections of arbitrary size and shape.
Potential Application: Phase Noise in Locked Oscillators
It would be interesting and potentially fruitful to use this framework to analyze the
phase noise characteristics of injection locked oscillators. Intuitively, injections
“take time” to influence the phase of an oscillator, quantified in some sense by the
phase difference θ. Thus, injection locking high-pass filters the free-running phase
noise L0{∆ω} and low-pass filters the injection’s phase noise Linj{∆ω}, yielding a








where the filter’s 3-dB cutoff frequency is
ωc =
√
ωL2 − ∆ω2 = ωL cos θ. (2.53)
Given that a free-running oscillator’s phase noise “diffuses” according to a Wiener
process (i.e., Brownian motion) [35], how would a periodic injection of charge into
the oscillator change the statistics of the phase and the output voltage?
Conclusion
This chapter demonstrated how reasoning at the right level of abstraction allows us
to reduce the complicated behavior of a rather complicated system—an oscillator
under injection—down to an intuitive and computationally feasible frameworkwhich
possesses a powerful level of generality. In the next chapter, we take a different
approach and apply a mathematically rigorous, fully detailed analysis of a specific
type of oscillator under a specific type of injection. We will then see how the results
thus obtained connect with those derived in this chapter.
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C h a p t e r 3
AN EXACT ANALYSIS OF LC OSCILLATORS UNDER
SINUSOIDAL INJECTION
3.1 Introduction
The behavior of LC oscillators under a sinusoidal injection of current has been
studied pretty extensively over the years, first by Adler [7] and then by Razavi [5]
and Mirzaei [9], [10], among others. Still, the analyses thus far have made various
assumptions that yield a non-exact solution which is inaccurate in various scenarios.
For example, [5] predicts an infinite lock range when the injection current exceeds
the oscillator current, which can be verified via simulation to be untrue. All of these
analyses have also glossed over the important question of how the oscillator’s core
nonlinearity (typically known as the transconductor) reacts to phase modulation
in the oscillation voltage, an issue of critical concern for pulled oscillators. This
chapter derives an exact, large-signal model of injection locked LC oscillators from
a physical analysis of the currents flowing through the circuit in sinusoidal steady
state.
The material is organized as follows. Section 3.2 sets up the problem statement and
introduces notation. Section 3.3 shows how the lock range derived by Razavi [5]
can be rigorously obtained using a purely geometric argument, even though such
an analysis fails to provide any physical insight into the lock edge. Section 3.4
presents a physically based analysis which calculates the various currents flowing
within the oscillator, as well as derives separate necessary and sufficient conditions
for injection locking to occur. Section 3.5 discusses the physics of the edge of
lock in detail and explores why an injection locking condition that is both sufficient
and necessary does not exist, and Section 3.6 organizes the results of the analysis.
Section 3.7 draws some connections between the presented analysis and the current
literature. Section 3.7 corrects a small analytical error we found in the prominent
reference [5]. We conclude the chapter in Section 3.8.
3.2 Statement of the Problem
Our problem setup is depicted in Fig. 3.1. The oscillator is modeled as an ideal LC
tank in parallel with a loss resistance RP, compensated for by an active transcon-
ductor (i.e., the −Gm-cell). The transconductor’s instantaneous current iGm(t) is a
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memoryless, time-invariant, nonlinear function f (·) of the instantaneous voltage
vosc(t) across it. We adopt the usual assumption [2], [9], [10] that the LC tank filters
out all but the fundamental component of the transconductor current iGm(t) near the
tank’s resonant frequency ω0 = 1/
√
LC, resulting in a sinusoidal oscillation voltage
vosc(t) with amplitude Vosc and frequency ωosc. We will refer to this component
of iGm(t) as the oscillator current; its phasor I⇀osc is shown in Fig. 3.1. This set
of abstractions allows us to henceforth work exclusively with phasors in sinusoidal
steady state.
Since the −Gm-cell is memoryless, time-invariant, and active, the oscillation voltage
and the oscillator current must be in phase. To see this, assume without loss of
generality that vosc(t) = Vosc cos(ωosct), which is an even, periodic function of time
with frequency ωosc. Since f (·) is memoryless and time-invariant, we can see
that iGm(t) = f [vosc(t)] is also an even, periodic function of time with the same
fundamental period. Since the Fourier series representation of an even, periodic





Gn cos (nωosct) . (3.1)
Therefore, the fundamental component of iGm(t) is G1 cos (ωosct), which is in phase
with vosc(t). Time invariance of f then completes our argument for a sinusoidal
vosc(t) with an arbitrary phase reference. The amplitude of the oscillator current






f [Vosc cos(ωosct)] · cos(ωosct) dt . (3.2)
For example, if the transconductor is a hard-limited current commutator f (x) =
sign(x) · Ibias, then Iosc = (4/pi)Ibias. This serves as a reasonable model of a
cross-coupled differential pair wherein Ibias = Itail/2 (or for complementary pairs
Ibias = Itail). Finally, observe the very important fact that because the oscillator
current I⇀osc is in phase with the oscillation voltage V⇀osc, it can only flow into the
parallel loss resistance RP.
In the absence of injection ( I⇀inj = 0), the oscillation frequency is1 ωosc = ω0,
and the oscillation amplitude is Vosc = IoscRP [2]. Now, suppose the oscillator is
perturbed by some periodic injection current iinj(t) at a frequency ωinj near ω0. We
1In actuality, higher order harmonics in iGm(t) slightly disrupt the tank’s harmonic balance and
decrease the free-running oscillation frequency away from resonance [36], [37].
26
Figure 3.1: Conceptual circuit model of an injection locked LC oscillator. All
depicted signals are sinusoidal steady-state phasors at ωinj, the injection frequency.
can once again assume that the filtering action of the LC tank leaves us with only its
fundamental component at ωinj, whose phasor we shall denote by I⇀inj. In order for
the circuit to oscillate at the injection frequency (i.e., for the oscillator to be injection
locked) if ωinj , ω0, current must be supplied to the LC tank, since it no longer
appears as an open circuit at ωinj as it would at resonance. Based on our reasoning
above, this current, which is ±90° out of phase with V⇀osc, cannot be provided by
the transconductor. Instead, this reactive current must be supplied in its entirety by
the injection—we thus label it as I⇀inj,react. This key observation forms the basis of
all the analysis that follows. The remaining injection current, denoted as I⇀inj,in, is
obviously in parallel with V⇀osc and I⇀osc. Therefore, we have the following phasor






which, by the Pythagorean theorem implies
Iinj2 = Iinj,in2 + Iinj,react2. (3.4)
Finally, by KCL, it is obvious that the total current I⇀T flowing into the lossy tank






These decompositions are depicted conceptually in Fig. 3.1 and graphically in
Fig. 3.2.
Now, we will introduce a new parameter, χtank, defined as the ratio of the tank’s
parallel resistance RP to theLC tank’s reactance (or the ratio of the real and imaginary
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Figure 3.2: Phasor diagram depicting the injection current, the oscillator current,
the tank current, the injection current’s orthogonal decomposition, and the phase of
the oscillation voltage.










If the injection and free-running frequencies are close to one another as most papers
assume, or more precisely |∆ω|  ω0 where ∆ω B ωinj − ω0 is the frequency







where Q = RP/ω0L is the tank’s quality factor. The importance and convenience
of this parameter χtank will become apparent later on. For now, observe that 1)
|χtank | is equal to the ratio of the oscillator’s reactive current to its in-phase current
at the injection frequency which serves as a measure of how “far away” the tank
is from resonance at ωinj, and 2) the lock range (defined as the range of injection
frequencies for which the oscillator remains locked) should be expressed in terms
of |χtank | instead of ∆ω in case the approximation of Eq. (3.7) does not hold.
Finally, let us discuss the various angles in Fig. 3.2. We see that φ B ∠V⇀osc − ∠ I⇀T
is the phase difference between the oscillation voltage and the tank current, which
is equal to the phase of the tank’s impedance. It is bounded between ±90° since the












Next, θ B ∠V⇀osc − ∠ I⇀inj is the phase difference between the oscillation voltage
and the injection current. We will adopt the convention that the angular domain is
θ ∈ [−pi, pi]. Much of the literature on injection locking and pulling focuses on the
dynamics of θ, the most notable result being Adler’s original equation [7]. Note
that φ and θ are both positive (negative) if the voltage leads (lags) the currents,
which occurs if ∆ω < 0 (∆ω > 0) and we inject below (above) resonance. In the
analysis that follows, we will assume for the sake of simplicity that φ ∈ [0, pi/2]
and θ ∈ [0, pi] (i.e., they merely denote angles between phasors regardless of which
leads/lags), with the understanding that the correct sign can be supplied.
On a final note, before proceeding with the formal analysis, one should be able
to intuit that a sufficient condition for the oscillator to lock is that the injection be
large enough to supply all of the reactive current the LC tank needs to oscillate
away from resonance at the injection frequency. Now that the problem setup has
been explicated, our objectives for this section are to 1) examine the lock range and
2) compute the steady-state oscillation amplitude Vosc and phase θ of an injection
locked oscillator.
3.3 A Geometric Analysis of the Lock Range
We will initially proceed along the same lines as Section II of [5]. The law of sines










To eliminate the tank current, we use the law of cosines:
IT 2 = Iinj2 + Iosc2 − 2IinjIosc cos (pi − θ)
= Iinj2 + Iosc2 + 2IinjIosc cos θ.
(3.10)
Combining both equations, we get
sin φ =
Iinj sin θ√
Iosc2 + Iinj2 + 2IoscIinj cos θ
, (3.11)
Now, we would like to use this framework to find the lock range. That is, given
the injection and oscillator current amplitudes, what is the maximum allowable
frequency deviation ∆ω? Well, we know that ∆ω relates to the geometry of the
situation through φ, the angle between the tank current I⇀T and the tank voltage
V⇀osc; specifically, one can verify from Eq. (3.8) that as ωinj deviates from ω0, the
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magnitude of φ increases monotonically. But, maximizing φ using Eq. (3.11) in
an unconstrained manner would not work, since nothing mathematically prevents φ
from exceeding pi/2, which is physically impossible. Instead, we need a surrogate
parameter that reaches its maximum when |∆ω| → ∞ and φ = pi/2. This suggests
maximizing sin φ, which also increases monotonically with the frequency difference
(since sin x increases monotonically with x over the domain 0 ≤ x ≤ pi/2), but
reaches its maximum (unity) when φ = pi/2. The maximum value of sin φ can
then be mapped back to a maximum frequency difference, or more fundamentally,
a maximum value for χtank.
Next, what should wemaximize with respect to? Well, the only remaining parameter
that changes when the injection frequency changes is θ, the phase difference the
injection I⇀inj bears with the the oscillator current I⇀osc or the oscillation voltage V⇀osc.
Since θ 7→ cos θ is an isomorphism over θ ∈ [0, pi], a more convenient decision
variable would be cos θ. So, let us define x B cos θ and note that sin θ =
√
1 − x2
since θ ∈ [0, pi]. Then we solve
d
dx
sin φ = 0, (3.12)





, Iinj ≤ Iosc
− Iosc
Iinj
, Iinj ≥ Iosc
(3.13)





, Iinj ≤ Iosc
1 , Iinj ≥ Iosc
(3.14)
and so the lock range on |χtank | is







, Iinj < Iosc
+∞ , Iinj ≥ Iosc
(3.15)
This is depicted geometrically in Fig. 3.3.
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Figure 3.3: Phasor diagram depicting the edge of the lock range as dictated by
Eqs. (3.13) and (3.14). Two separate cases where Iinj < Iosc (left) and where
Iinj > Iosc (right) are shown.
The Iinj < Iosc case is well-documented in [5], [8]. But, this result does bring up
the interesting notion of an infinite lock range is infinite when Iinj ≥ Iosc. What is
going on here physically? We will return to this question in Section 3.5, but suffice
it to say for now that the lock range is not actually infinite when the injection current
exceeds the oscillator current.
3.4 A Physically Based Analysis
We start by illustrating that the parameter χtank yields a very specific relationship












Here, we leave open the possibility that Iinj,in < 0. That is, the non-reactive
component of the injection could be 180° out-of-phase with the oscillation voltage
and oppose the oscillator current (see Fig. 3.3). Note that we are also adopting the
convention that Iinj,react shares the same sign as θ and φ. Combining Eqs. (3.16)
and (3.17) and using Eq. (3.4) yields
Iosc + Iinj,in =
√
Iinj2 − Iinj,in2
|χtank | . (3.18)
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Iinj2 − χtank2Iosc2 − χtank2Iosc
1 + χtank2
(3.19)
which indicates two possible solutions or modes [9], [10]. Geometrically, these
solutions correspond to the ways in which the injection current phasor I⇀inj can be
oriented while maintaining the direction of the tank current phasor I⇀T , which is
fixed by χtank. For the solutions to be real, we need(
1 + χtank2
)
Iinj2 − χtank2Iosc2 ≥ 0






Of course, if Iinj ≥ Iosc, this inequality always holds. Assume not. Then we need
χtank
2 ≤ − Iinj
2
Iinj2 − Iosc2





Notice that we have re-derived Eq. (3.15), albeit in a much simpler way! Therefore,
we have the following interesting observation: the lock range derived in Section
II-B is precisely the condition that needs to be satisfied in order for the oscillator
to have a sinusoidal steady-state solution at the injection frequency ωinj. In other
words, Eq. (3.15) is a necessary condition for injection locking to occur.






Iinj2 − χtank2Iosc2 − χtank2Iosc
1 + χtank2
. (3.22)
It can be shown that Iinj,in ≥ 0 if and only if Iinj ≥ |χtank | Iosc. This result is highly
intuitive. If the non-reactive portion of the injection current is in-phase with the
oscillation voltage and therefore adds to the oscillator current, then the oscillation
amplitude is at least IoscRP (the free-running amplitude). Therefore, the injection
must be able to supply at least |χtank/RP | IoscRP of reactive current. In other words,






is a sufficient condition for injection locking to occur, since there will always exist
a stable sinusoidal steady-state solution at ωinj provided that Eq. (3.23) holds. We
will consider the issue of stability in more detail in Section 3.5.






Iinj2 − χtank2Iosc2 − χtank2Iosc
1 + χtank2
. (3.24)
To ensure its validity, we need to check Iosc + Iinj,in ≥ 0, as indicated by the original
equation Eq. (3.18). One can therefore show that this mode comes into existence if
and only if Iinj ≤ Iosc. (Note that the two solutions coincide at the edge of the lock
range.) However, this mode is problematic since it allows the oscillation amplitude
to become arbitrarily small, a physically unrealistic scenario, by taking Iinj → Iosc
which results in Iinj,in → −Iosc. Therefore, as it turns out, even though Eq. (3.24) is
a mathematically valid solution, this mode actually never sustains [9], [10]. Thus,
the only physically viable mode is the one with the higher oscillation amplitude,
given by Eq. (3.22). This is also verifiable through simulation (see Section III).
We end this analysis with the following caveat. For well-designed oscillators, Iosc
should not depend on Vosc (e.g., sufficient loop gain Gm B f ′(0)  1/RP); this
was assumed throughout since we took Iosc to be a known constant. In the unlikely
event that the oscillator is near the edge of the start-up condition, Eq. (3.18) must
be solved alongside Eqs. (3.2) and (3.16) as additional constraints. This most likely
significantly complicates the analysis.
3.5 Discussion of the Lock Range
Now we return to the question posed at the end of the previous subsection regarding
the possibility of an infinite lock range. Consider the situation where Iinj = Iosc.
Then Eq. (3.13) tells us that θ = pi at the edge of the lock range. Thismeans that all of
the injection current is used to cancel the oscillator current, resulting in an oscillation
amplitude of zero, which obviously requires no reactive current whatsoever at any
frequency offset. This explains the infinite lock range. How about when Iinj > Iosc?
Here, the oscillation amplitude can be made arbitrarily small if the the in-phase
component of the injection Iinj,in opposes the oscillator current Iosc. Then, for any
injection frequency, we simply need to make the oscillation amplitude small enough
such that the remaining reactive injection current quenches the amount of current the
LC tank needs to oscillate at the injection frequency. In the extreme case, depicted
in Fig. 3.3, Iinj,in completely cancels Iosc, resulting in zero oscillation amplitude for
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an injection frequency infinitely far away from resonance. Of course, both scenarios
described here are physically nonsensical for the following two reasons.
First, note that the edge of the lock range, as depicted in Fig. 3.3, always corresponds
to the scenario where Iinj,in < 0 and Iinj < |χtank | Iosc, implying that the injection’s
non-reactive component is 180° out-of-phase with the oscillation voltage. Ener-
getically, this implies that although the oscillator current is supplying power to the
tank, the non-reactive component of the injection current is dissipating power. This
is not a stable scenario, as any negative variation (perhaps due to noise) in the
injection strength would cause the oscillation voltage to grow (since the supplied
power exceeds the dissipated power), which increases the reactive component of the
injection current, further decreasing its non-reactive component and increasing the
oscillation amplitude, thereby creating a runaway process. A symmetric argument
holds for positive variations in the injection strength.2 Therefore, even though a
sinusoidal steady-state solution atωinj always exists whenever Eq. (3.15) is satisfied,
as we continue to increase |χtank | beyond Iinj/Iosc, at some point it will become en-
ergetically favorable for the oscillator to lose lock altogether and become injection
pulled.
Second, notice that decreasing the oscillation amplitude Vosc will eventually impede
the transconductor’s generation of oscillator current Iosc, ultimately preventing the
oscillator from oscillating! Indeed, in a realistic transconductor, if Vosc → 0, then
obviously Iosc → 0 as well.3
3.6 Summary
Let us summarize our analysis results. The non-reactive component of the injection





Iinj2 − χtank2Iosc2 − χtank2Iosc
1 + χtank2
. (3.25)






2This physical argument is used by Mirzaei in [9], [10] to show that the mode associated with
the solution of Eq. (3.24) cannot sustain, which is true. Here, we see that the argument holds not just
for that mode, but whenever Iinj,in < 0.
3Interestingly, this discussion does allude to the fact that an RLC tank without a transconductor
does indeed have an infinite “lock range” since it is an LTI system.
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The oscillator’s phase, relative to the injection and accounting for the correct sign,
is given by






Note that the oscillator’s phase |θ | increasesmonotonically from 0 as |χtank | increases
from 0, and it reaches 90° when Iinj = |χtank | Iosc.












, Iinj < Iosc
+∞ , Iinj ≥ Iosc
Necessary
. (3.29)
Notice that if the sufficient condition is satisfied, then so is the necessary one.
Unfortunately, given the current framework, we do not believe that a necessary and
sufficient condition for injection locking exists.
Next, we would like to demonstrate how this framework reduces when the transcon-
ductor turns off (Iosc = 0) and the system is not an oscillator—just a damped LC










Ztank( jωinj) Iinj, (3.31)
where Ztank is the tank’s impedance, and an oscillation phase of










These results are in accordance with LTI system theory. A sinusoidal input results
in a sinusoidal output at the same frequency (infinite lock range), whose amplitude
and phase are shaped by the magnitude and phase of the system’s transfer function
at the input frequency.
Finally, if the frequency deviation is small |∆ω |  ω0 and the injection is weak
Iinj  Iosc, then both Eqs. (3.28) and (3.29) simplify to the lock range originally
given by Adler [5], [7]:





To demonstrate the validity of the phase and amplitude expressions we derived
above, we used Spectre to simulate the ideal injection locked oscillator of Fig. 3.1.
The transconductor was implemented using a Verilog-A cell coded with the usual
hard-limited current commutator functionality f (x) = sign(x) · Ibias and so Iosc =
(4/pi)Ibias. The tank featured a parallel resistance of RP = 300 Ω, an inductance of
L = 5 µH, and a capacitance of C = 5.066059182117 nF, resulting in a resonant
frequency of approximately f0 = 1 MHz.
The first set of simulations, depicted in Fig. 3.4, sweeps the injection current while
the bias current is held at Ibias = 1 mA. The injection frequency is finj = 1.1 MHz,
resulting in χtank ≈ −1.823.
The second set of simulations, depicted in Fig. 3.5, sweeps the bias current while the
injection current is held at Iinj = 2.5mA. The injection frequency is finj = 0.98MHz.
The plots are given as a function of the oscillator current. A smooth plot for
the theoretically predicted results could not be generated here, since changing the
strength of the oscillator current slightly perturbs the tank’s resonant frequency due
to the higher-order harmonics contained in its square waveform [36], [37]. We
therefore simulated the free-running oscillation frequency f0 and computed χtank at
each simulation point.
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Injection Current Iinj [mA]
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Figure 3.4: Theoretical and simulated (a) oscillation amplitude Vosc and (b) oscilla-
tion phase θ plotted against the injection current Iinj.
37
Oscillator Current Iosc [mA]
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Figure 3.5: Theoretical and simulated (a) oscillation amplitude Vosc and (b) oscilla-
tion phase θ plotted against the oscillator current Iosc.
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There is excellent agreement between the presented model and the example simu-
lations. Note that since we are not presenting a new theory of injection locking—
merely a new perspective into how injection locking works—the simulations are
only meant to be briefly illustrative, not representative of all possible edge cases.
The error seems to increase near the edge of the lock range, which is in accordance
with our discussion in Section 3.5 that our sinusoidal steady-state framework is
incapable of predicting when and how the energetics and dynamics of injection
pulling become apparent.
3.7 General Considerations for LC Oscillators under Sinusoidal Injection
In this section, we will shed some light on the underlying conceptual and analytical
connections between our analysis in Section 3.4 and the existing literature. To do
so, we will use the same circuit model of Fig. 3.1, but without the assumption of
sinusoidal steady state.
The Transconductor’s Effect on Phase Modulation
An important but often overlooked issue is how the transconductor reacts to phase
modulation (PM) in the oscillation voltage. We showed in Section 3.2 that if vosc(t) is
purely sinusoidal at a single tone (constant phase), then the fundamental component
of the transconductor current iGm(t) = f [vosc(t)] has the same phase as vosc(t). But,
what if the oscillation voltage has a time-varying phase θ(t)? Although intuitively
we would expect a memoryless, time-invariant system to be incapable of changing
the time- or phase- dynamics of its input, the situation is complicated by the higher
order harmonics that are introduced by the nonlinearity.
It is typical in injection locking and pulling applications to assume that the carrier
frequency is the injection frequency ωosc = ωinj and any phase modulation θ(t) in
the oscillation voltage would therefore be referred to ωinjt. In other words, we will
assume that for the usual setting of an oscillator under injection, the spectrum of the
oscillation voltage is spread aroundωinj. Therefore, let us assume that the oscillation




, where θ(t) is an arbitrary signal. Define




and its corresponding output i0(t) B f [v0(t)]. It
is not difficult to see that because f (·) is memoryless and time-invariant, its response
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to the oscillation voltage is





















The last step follows from the fact that for any t0 ∈ R, f [x(t0)] depends only on the
value that x(t) takes on at t = t0 and not explicitly on t0 itself (time-invariant) or on
what x(t) is when t , t0 (memoryless).
Next, recall that i0(·) is an even, periodic function with period ωinj and therefore has
the Fourier series representation shown in Eq. (3.1) (with ωosc = ωinj). Therefore,











This analysis elicits the core issue. The question of interest now is clear: what
happens when iGm(t) passes through a bandpass filter with center frequency ω0?
Under what conditions would we recover the “fundamental” carrier along with its




? Of course, the complete answer depends
on the nature of f (·), the filter, and obviously the phase modulation θ(t) itself.






is not easily described for arbitrary θ(t). (For example, a single-tone PM θ(t) ∝
sin (ωmt) results in a spectrum with infinitely many side-tones about ωinj, separated
by ωm, whose strengths are modulated by Bessel functions of the first kind.)
To solve this problem in a tractable fashion, we can use Carson’s bandwidth rule
to approximate the bandwidths (up to a 2% error in the energy) of the individual
components of iGm(t). Specifically, the (one-sided) bandwidth of the nth harmonic
(centered about nωinj is given by
σn ≈ n‖θ′(t)‖∞ + σθ, (3.36)
where ‖θ′(t)‖∞ = supt∈R |θ′(t)| is the maximum absolute slope of θ(t) (the nota-
tion ‖ · ‖∞ represents the uniform norm), and σθ is the one-sided bandwidth of or
maximum frequency present within θ(t). For PM of the fundamental to be pre-
served, two criteria must be satisfied: (1) PM of higher order harmonics (n > 1)
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cannot interfere with that of the fundamental, and (2) all of the fundamental PM
actually passes through the passband of the filter. To ensure criterion (1), we require
σn ≤ (n − 1)ωinj − σ1 for every integer n > 1:
n‖θ′(t)‖∞ + σθ ≤ (n − 1)ωinj − (‖θ′(t)‖∞ + σθ) . (3.37)




‖θ′(t)‖∞ + 2σθn − 1 ≤ ωosc, (3.38)
whose left-hand-side is maximized when n = 2; thus, interference from the 2nd
harmonic yields the tightest constraint. Therefore, criterion (1) simplifies to
3‖θ′(t)‖∞ + 2σθ ≤ ωosc. (3.39)
For criterion (2) to be satisfied, assuming the filter’s one-sided bandwidth is that of
the RLC tank ω0/(2Q), we also need
ωinj + ‖θ′(t)‖∞ + σθ ≤ ω0 + ω02Q
and
ωinj − ‖θ′(t)‖∞ − σθ ≥ ω0 − ω02Q
(3.40)
which simplifies to
‖θ′(t)‖∞ + σθ ≤ ω02Q − |∆ω| . (3.41)
Note that we are assuming our filter is only capable of passing and suppressing
harmonic content; the phase-shift induced by the RLC tank (at ωinj) is abstracted
away into the full analysis. For reasonable quality factors, Eq. (3.41) is typically









− |∆ω| − σθ
}
. (3.42)
It is noteworthy that by comparing the spectra of vosc(t) and iGm(t), Samori et. al.
[38], [39] prove that PM is preserved for “small-angles” |θ(t)|  1, with an implicit
assumption that the bandwidth σθ is sufficiently small compared to that of the filter.
“Small-angle” phase modulations |θ(t)|  1 of course falls under our more general
condition since Bernstein’s inequality [40] allows us to bound the derivative of a
bounded, band-limited signal as ‖θ′(t)‖∞ ≤ σθ ‖θ(t)‖∞  ωosc.
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Although Eq. (3.42) is difficult to check a priori to determining θ(t), these conditions
serve as a useful benchmark in evaluating the validity of the analysis a posteriori.
More importantly, however, they demonstrate that the usual assumption adopted
in injection locking literature that the oscillator current and oscillation voltage are
always in phase is not always true. This is particularly paramount since the spectrum
of an oscillator under injection depends critically on the behavior of its nonlinear
transconductor. This is because the injection only supplies current into the tank
at the injection frequency ωinj, and so it is up to the transconductor to balance out
the current created by the RLC tank at all the other frequencies present within the
oscillation voltage. Indeed, without the −Gm-cell, the system is linear and the only
frequency that would appear in the oscillation voltage is the excitation frequency
ωinj. In passing, we remark that it is interesting that a memoryless, time-invariant
nonlinearity can give rise to infinitely many tones.
Oscillation Amplitude and Phase—A Time-Domain Model


















We assume the injection current is iinj(t) = Iinje jωinjt , and we utilize the following
ansatz for the oscillation voltage vosc(t) = Vosc(t)e j ·θosc(t) (which allows for amplitude
modulation in the envelope Vosc(t)). Denote θ(t) B θosc(t) − ωinjt as the phase
difference between the oscillator and the injection. Assuming the conditions of
Section 3.7 aremet and accounting for the filtering action of the tank, we approximate
the oscillator current as iGm(t) ≈ Iosc(t)e j ·θosc(t), which has the same phase as the
oscillation voltage. We also typically assume that the amplitude of Vosc(t) is large
enough such that it fully saturates or commutates the transconductor, and so iGm(t)
does not exhibit appreciable amplitude modulation which means that Iosc is constant
in time.
Substituting these expressions into Eq. (3.43) and separating out the real and imag-
inary parts (i.e., sine and cosine components), and noting that the tank’s quality
factor is related to the original parameters via Q = RPCω0, we get the two coupled
differential equations Eqs. (3.44) and (3.45). Below, we will use these equations to
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= IinjRP cos θ. (3.45)
Reduction to the Locked Model of Section 3.4
In an injection locked oscillator in steady state, all quantities Vosc, Iosc, and θ are
constant in time. Therefore, taking d/dt → 0, Eqs. (3.44) and (3.45) reduce to




Iosc + Iinj cos θ
)
RP (3.47)
respectively. Recalling that (see Fig. 3.2) Iinj,in = Iinj cos θ and Iinj,react = Iinj sin θ,











which respectively match Eqs. (3.16) and (3.17), the entire analytical basis for the
exact model of an injection locked LC oscillator derived in Section 3.4.
Reduction to Mirzaei’s “Generalized Adler’s Equation” [9], [10]
Here, we show how Eqs. (3.44) and (3.45) can be reduced to Mirzaei’s Generalized
Adler’s equation [9], [10]. Assuming that 1) the envelopes of the oscillation voltage
Vosc and oscillator current Iosc are roughly constant in time, 2) the injection frequency
is close to resonance |∆ω |  ω0 and so χtank ≈ −2Q (∆ω/ω0), and 3) the PM is
sufficiently narrow-band such that |θ′(t)|  ω0 and |θ′′(t)|  ω02/Q (we will check
this assumption a posteriori), Eqs. (3.44) and (3.45) can be simplified as
dθ
dt










Next, Mirzaei assumes hard-limited current commutator which results in an oscil-
lator current of Iosc = 4Ibias/pi. Therefore, eliminating Vosc in Eq. (3.50), we get
dθ
dt




+ Iinj cos θ
, (3.51)
which matches Eq. (8) from [10], setting aside notational differences for the phase
(replace θinj − θ in [10] with −θ).
Using Eq. (3.45), we can also derive a differential equation which captures the
dynamics of Vosc, namely Eq. (7) in [10]. Again assuming the phase is sufficiently






Iosc + Iinj cos θ
)
RP (3.52)
which matches Eq. (7) in [10] (up to a typo).
We can see that Mirzaei’s Generalized Adler’s equation is more general than our
sinusoidal steady-state model in the sense of being able to model the dynamics of
the phase θ. On the other hand, our analysis fully elucidates the various currents
flowing inside the tank, resulting in exact expressions for the amplitude and phase of
an injection locked oscillator. We also do not assume that the frequency deviation
is small (i.e., |∆ω|  ω0).








Finally, let us briefly check the validity of our narrow-band PM assumption using
Adler’s equation. Assuming a reasonable quality factor (e.g., Q ∼ 10) and noting
that Iinj  Iosc, we can see that θ′(t) ∼ −∆ω. Thus, |θ′(t)| ∼ |∆ω |  ω0, and so












from which we can deduce that
|θ′′(t)| < (ω0/Q) |θ′(t)|  ω02/Q, (3.55)
which shows that the condition on |θ′′(t)| is also satisfied. Checking these conditions
on Mirzaei’s Generalized Adler’s equation is more tedious and will not be shown
here. However, the point here is that it is always important to go back and check the
validity of any assumptions made in the course of deriving a particular result.
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The Spectrum of an Injection Pulled LC Oscillator—Qualitative Commentary
It is well known [5], [6] that the steady-state spectrum of a pulled LC oscillator con-
sists of a countably infinite number of tones atωinj− sign(∆ω) ·nωb (n = 0, 1, 2, . . .),
where the beat frequency is ωb =
√
∆ω2 − ωL2. Referring to Fig. 3.1, we know
that instantaneously, the currents through each component must all sum to zero.
However, in the frequency domain, in order for the total current flowing through
all the components to be identically zero, harmonic balance (i.e., KCL) must be
satisfied at each beat frequency. The injection current only supplies current at the
injection frequency ωinj. Therefore, it is up to the transconductor to balance out the
current at all the other beats created by the RLC tank in response to the tones in
Vosc. Hence, we argue that the spectrum (both the locations of the tones and their
amplitudes) of a pulled oscillator depends critically on the behavior of the nonlinear
transconductor. Indeed, without the −Gm-cell, the system is linear and the only
frequency that would appear in the oscillation voltage is the excitation frequency
ωinj. In conclusion, we would like to remark that it is interesting that a memoryless,
time-invariant nonlinearity gives rise to infinitely many tones.
Correction to Razavi [5]—Pulled Oscillator Sideband Locations
We would like to take this opportunity to rectify a small mistake we noticed in [5].
In Subsection C of Section III of [5], the equation on the 4th line from the bottom









Therefore, contrary to the claim made in [5], it is possible for a sideband to appear at
ω0 when ωinj is outside of the lock range, provided an integer solution to Eq. (3.56)
exists for n.
There does not appear to be a physical reason why a sideband at ω0 cannot exist.
The reason we say the oscillator is “pulled” from its natural frequency is not because
the oscillator output Vosc,p contains no components at ω0 as [5] states, but rather
because the largest component of Vosc,p does not appear at ω0 [6].
To see this, let us elucidate where exactly the largest component of the oscillator
output Vosc,p falls, which we will denote as ωp. That is, ωp is the “oscillation
frequency” of an injection pulled oscillator. Note from Eq. (3.56) that |n| > 1, and
so only a sideband at least twice the beat frequency away fromωinj can coincide with
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ω0. This should also be obvious from the fact that the distance between adjacent
tones, known as the beat frequency [5], isωb =
√
∆ω2 − ωL2 < |∆ω|. Thus, the beat
frequency is less than the distance between ωinj and ω0, and so ω0 always lies more
than a sideband away from ωinj. Next, it is convenient here to define a parameter
known as the “pulling strength” [6]:
ζ B
ωL
|ω0 − ωinj | . (3.57)
If ζ ≥ 1, then the oscillator is injection locked; unity ζ corresponds to the edge of the
lock range. We consider the case where ζ < 1 and the oscillator is injection pulled.
It is easily shown [6] that if ζ >
√
4/5 (≈ 0.9), then the pulled oscillator “oscillates”




and we can say that the oscillator is “quasi-
locked” as per the vocabulary in [5]; whereas if ζ <
√
4/5, then ωp = ωinj ± ωb.




, since ωp is
pulled away from ω0 towards ωinj.)4 Therefore, the claim is verified: the oscillation
frequency ωp of a pulled oscillator is no longer at its free-running value ω0 but
instead is at either the injection frequency ωinj or is one sideband toward ω0 away
from the injection frequency at ωinj ± ωb.
3.8 Conclusion
In this chapter, a novel viewpoint into the sinusoidal injection locking of electrical
harmonic oscillators was presented. By decomposing a sinusoidal injection into
in-phase and quadrature-phase components, we derived exact expressions for the
amplitude and phase of an injection locked LC oscillator which hold for any injection
strength or frequency that locks the oscillator. By exploring the physical and
mathematical conditions under which a circuit solution exists, an in-depth analysis
of both the necessary and the sufficient conditions for an oscillator to be injection
lockedwas carried out, leading to amore precise notion of the lock range. Simulation
results on an ideal LC oscillator that confirm the derived expressions were provided.
We also illuminated an often overlooked issue: the conditions under which the
transconductor preserves the time-varying phase of the oscillation voltage. Finally,
conceptual and analytical connections to the existing literature were discussed.
Notice that this chapter exposes the physical insight that the “job” of the injection is
to change the oscillator’s phase by the right amount every cycle such that the desired
4If ζ =
√
4/5, then the components at ωinj and at ωinj ±ωb contain equal amounts of power. It is
easily computed that the remaining sidebands carry the remaining
√
5 − 2 (roughly 1/4) of the total
output power.
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frequency difference is achieved. (When the injection is not strong enough to do
so, the oscillator fails to lock and is instead injection pulled.) In certain scenarios, a
portion of the injection even needs to “weaken” the oscillator such that the rest of the
injection is capable of locking it. In closing, we would like to note that the foregoing
analysis leads to ideas that are both highly intuitive and physically accurate, as well
as technical details which are amenable to analysis.
In the next chapter, we will again see how the powerful insight obtainable from an
in-depth, exact, and rigorous analysis can be used to reveal additional information
from data that previously was not known to be available. Specifically, we know that
the 3-dB bandwidth of an LTI circuit can be estimated using the circuit’s zero-value
(or infinite-value for a high-pass circuit) time constants. But, is it possible to do
better and make a more precise statement than merely estimating the bandwidth?
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C h a p t e r 4
UPPER AND LOWER BOUNDS ON A SYSTEM’S BANDWIDTH
BASED ON ITS ZERO-VALUE TIME CONSTANTS
4.1 Introduction
The estimate of a low-pass circuit’s 3-dB bandwidth via the method of zero-value
time constants is well-known [41]–[43]. This procedure entails computing the time
constant of each reactive element in a circuit based on the resistance it sees when all
other reactive elements are zero-valued (capacitors opened, inductors shorted). The
inverse of the sum of these zero-value time constants, or ZVTs, is then taken to be
an estimate of the circuit’s 3-dB high-cutoff frequency. For a linear time-invariant
nth-order system with m zeros and n poles (m < n) whose transfer function can be
written as1
H(s) = a0 + a1s + a2s
2 + · · · + amsm
1 + b1s + b2s2 + · · · + bnsn , (4.1)
it can be shown [41]–[43] that the sum of the ZVTs is equal to b1. For now, we
will consider systems with no zeros (a1 = a2 = · · · = am = 0), which serve as a
good model for circuits where the zeros occur at very high frequencies beyond the
passband and are hence unimportant. We thus rewrite the transfer function as
H(s) = H0
1 + b1s + b2s2 + · · · + bnsn , (4.2)
where |H0 | = |a0 | is the DC gain of the system. We then argue that as the frequency
increases from DC, the first term in the denominator that becomes significant is b1s,




from which the ZVT bandwidth estimate of ωc ≈ 1/b1 follows [41], [43].
In this chapter, we prove that for a system whose poles are all real, this ZVT estimate
of the bandwidth is always a lower bound on the system’s actual bandwidth ωc. We
also prove a nontrivial upper bound on ωc that depends only on the sum of the ZVTs
b1 and the system’s order n.
1If b0 = 0 as in the case of the impedance of a capacitor, one can consider the reciprocal of the
transfer function instead.
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4.2 Statement of the Theorem
Consider a linear time-invariant nth-order low-pass system with no zeros and no
complex poles whose transfer function is
H(s) = H0
1 + b1s + b2s2 + · · · + bnsn . (4.4)
The system’s 3-dB bandwidth, or high-cutoff frequency, is defined as the (lowest)
angular frequency ωc that satisfies
|H( jωc)| ≡ |H0 |√
2
. (4.5)




< ωc ≤ nb1
√
21/n − 1 . (4.6)
Furthermore, these inequalities are tight, or achievable, in the sense that there exists
systems whose bandwidths are arbitrarily close to the lower bound or are given by
the upper bound. 
A couple comments are in order:
1. The lower bound also holds for systems with complex poles whose quality
factors are no larger than Q ≤ √2. (The upper bound does not.) We will
prove this separately in a later section.
2. The lower bound is physically intuitive. Loosely speaking, the ZVT estimate
1/b1 considers the worst case scenario where the system’s reactive elements
“energize” one after the other, as the time constants are added together. In gen-
eral, however, the system’s energy-storage elements may energize in parallel,
leading to a “faster” response than that dictated by b1.
4.3 Proof of the Lower Bound
Assume n > 1. Since all the poles are real, by the fundamental theorem of algebra,








where τi ∈ R++ for i = 1, . . . , n are the time constants associated with the system’s n
poles2. To simplify the notation, we define the following variables for i = 1, . . . , n:
xi B ωτi (4.8)
where the frequency ω will be specified based on context. Lastly, based on the
easily seen fact that b1 =
∑n
i=1 τi, we can also write ωb1 =
∑n
i=1 xi.
Tomake the proof more analytically tractable, we reformulate the problem statement
in an equivalent way. By definition of the bandwidth, the lower bound ωc > 1/b1 is
equivalent to:
|H( jω)| > |H0 |√
2
(4.9)
for all ω ≤ 1/b1. That is, the system’s magnitude is always above −3-dB (relative
to the DC gain) for frequencies up to 1/b1, the ZVT estimate of the high-cutoff
frequency.3










xi ≤ 1. (4.11)
Now we proceed with the proof proper. First, we establish the following claim:
given constants a and b such that 0 < a, b < 1, it holds true that
(1 + a2)(1 + b2) = 1 + a2 + b2 + (ab)2
= (1 − ab)2 + (a + b)2
< 1 + (a + b)2
(4.12)
where equality is approached by taking a→ 0 or b→ 0 (or both). We need to repeat
this argument for a total of n − 1 times, where the k th step features a = ∑ki=1 xi and
b = xk+1. For each step, it is apparent that 0 < a, b < 1, since xi > 0 ∀i combined
2Note that the τi’s are only equal to the system’s ZVTs if the poles are decoupled [43] from one
another. In general, each τi could depend on multiple energy storage elements. Indeed, there may
even be fewer poles than there are reactive elements in the circuit! It is only true that the ZVTs and
the τi’s have the same total sum, namely b1.
3We can invoke the fact that |H( jω)| decreases monotonically with frequency ω to simplify the
reformulation of the lower bound to |H( j/b1)| > |H0 |/
√
2, but we choose not to do so here because
monotonicity no longer holds in the presence of complex poles, which we deal with in a later section.
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with the constraint Eq. (4.11) implies that
∑
























where the final inequality follows from the constraint
∑n
i=1 xi ≤ 1. By letting one
of the xi’s approach unity (which takes the remaining xi’s to zero), we can also see
that this inequality is tight. This establishes the lower bound. 
Notice what is happening here physically. We are “merging” the system’s poles
together one at a time (by adding their time constants together), and with each step,
the bandwidth of the system worsens until we end up with a 1st-order system whose
bandwidth is exactly equal to the ZVT estimate 1/b1. The proof also shows how
this lower bound is achievable: as one of the system’s poles becomes increasingly
dominant (where to dominate means to have a larger time constant), the system’s
bandwidth will approach the lower bound dictated by Eq. (4.6).
4.4 Proof of the Upper Bound
The proof of the upper bound is somewhat similar in spirit, but we take a slightly
different approach. Consider the following system:











is the arithmetic mean of all the time constants. Notice that this system has the
same b1 coefficient as Eq. (4.4). We claim that of all nth-order systems (with no
zeros or complex poles) that share the same b1 coefficient, Hmax(s) has the best,
or maximum, bandwidth. In other words, for a given sum of the ZVTs, the best
bandwidth is achieved by stacking all of the poles on top of each other. Appealing
to the fact that |Hmax( jω)| is monotonically decreasing with ω, we can establish this
claim by proving that the magnitude of Hmax at the cutoff frequency ωc of Eq. (4.4)
51
is always no less than −3-dB (relative to the DC gain):
|Hmax( jωc)| ≥ |H( jωc)| ≡ |H0 |√
2
. (4.16)
Letting ω = ωc in Eq. (4.8), this is equivalent to the following: given xi > 0 ∀i,
show that (
1 + x¯2








where x¯ B ωcτ¯ ≡ ∑ni=1 xi/n is the arithmetic mean of the xi’s.
The general idea of the proof is to “move” the τi’s to τ¯ one by one, whilst improving
the bandwidth of the system with each move. To that end, we will actually prove,











We now proceed with the proof proper. If xi = x¯ ∀i, the upper bound is trivially
attained, so assume otherwise. Then ∃xp > x¯, xq < x¯. Denote ∆p B xp − x¯ > 0.
We will now establish the following inequality:
(1 + xp2)(1 + xq2) > (1 + x¯2)
[
1 + (xq + ∆p)2
]
. (4.20)
To see this, define the function
f (ζ) B [1 + (xp − ζ)2] [1 + (xq + ζ)2] . (4.21)
We want to show that f (0) > f (∆p). One can compute that
f (0) − f (∆p) = ∆p(x¯ − xq)
{
∆p(x¯ − xq) + 2
[
1 − x¯(xq + ∆p)
]}
.
By construction, xq < x¯. Hence, to establish the strict positivity of f (0) − f (∆p),
we can just check that 1 − x¯(xq + ∆p) > 0. Since the xi’s are positive, by the
constraint (4.18), we know that xi < 1 ∀i. Then we can see that 0 < x¯ < xp < 1
and 0 < xq + ∆p < x¯ + ∆p = xp < 1. Thus, 0 < x¯(xq + ∆p) < 1, which shows that
f (0) > f (∆p). This proves Eq. (4.20).
By renaming xp ← x¯ and xq ← xq+∆p, we have effectively moved xp to the mean x¯
while moving xq (which was on the other side of x¯) by the same but opposite amount
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. We now repeat the above algorithm until all of the xi’s are equal to4
x¯, which yields the right-hand-side of Eq. (4.19), proves Eq. (4.17) and thus also
Eq. (4.16), and finally establishes our claim.
Now that we have shown that Hmax(s) is indeed the nth-order system (with no zeros
or complex poles) with the best bandwidth for the given b1 coefficient, all that is left
for us to do is to compute this optimal bandwidth. It is a simple exercise to show





21/n − 1. (4.22)
This proves the upper bound and also establishes its tightness. 
There is a simple mathematical intuition that we can glean from the upper bound.
Since the lower bound is approached when one of the poles is dominant—in the
extreme case all non-dominant poles are infinitely far away and we are left with the
1st-order system H0/(1+b1s)whose bandwidth is exactly 1/b1—it makes sense that
the upper bound is attained when none of the poles dominates, in which case all the
poles are identical.
4.5 Impact of Complex Poles
Here, we show that the lower bound ωc > 1/b1 of Eq. (4.6) still holds when the
system has complex poles whose quality factors do not exceed Q ≤ √2. Consider
the canonical form of the denominator polynomial that describes a pair of complex
conjugate poles:








where Q > 1/2. The time constant associated with this complex pole is the
coefficient of the s term τ = 1/(Qω0), and so we proceed to denote, just like before,
y B ωτ = ω/(Qω0). Then it holds true that
|D( jω)|2 = [1 − (Qy)2]2 + y2 < 1 + y2 (4.24)
if 0 < y < 1 and Q ≤ √2. Now, to account for m pairs of complex conjugate poles










and the constraint Eq. (4.11) is modified
4Obviously, when there are only two xi’s left that are not equal to x¯, they will be equidistant






j=1 y j ≤ 1. Noting that 0 < y j < 1 ∀ j due to the modified constraint
and applying the above reasoning of Eq. (4.24) to first deal with the complex poles,
we can subsequently proceed with the proof of the lower bound as usual.
It is left as a tedious algebra exercise to show that the upper bound does not hold
when the system has complex poles. That is, for any pair of complex conjugate
poles, there exists a system with those poles whose bandwidth exceeds the upper
bound of Eq. (4.6). To elaborate on this point a little bit more precisely, define
Q0 B (
√
7/2)(2√2 − 1)−1/2 ≈ 0.97832. Then if Q < Q0, the 2nd-order system
constructed from the complex poles themselves suffices. On the other hand, when
Q ≥ Q0 (which implies resonant peaking since Q0 > 1/
√
2), we need to add a
dominant real pole to the system in such a way that Hmax(s) decays to −3-dB at a
frequency where H(s) is still “riding” the resonant peak. This demands that the time
constant of this added pole be large enough such that it dominates b1 sufficiently,
but small enough such that its frequency is still close to the resonance frequency of
the complex poles.
4.6 Impact of Zeros
The effect that zeros have on the bandwidth is discussed in [43]. Assuming that
the zeros are at sufficiently high frequencies, we can approximate the numerator of
the transfer function Eq. (4.1) as H0(1 + as) where a = a1/a0. Then, since as is
still quite small (compared to unity) around the frequencies of interest, we can write
(1 + as) ≈ 1/(1 − as), which further allows us to crudely approximate Eq. (4.1) as,
and therefore replace Eq. (4.4) with
H(s) ≈ H0
1 + (b1 − a)s + (b2 − ab1)s2 + · · · + (bn − abn−1)sn − abnsn+1 . (4.25)
We can then replace the ZVTs with the modified ZVTs described in [43], whose
sum is equal to b1 − a. The bounds stated in Eq. (4.6) can then be “improved,” in
some sense, by using b1 − a in place of b1. Of course, given the nature of the many
approximations being made here, the rigor of these bounds (as established here) no
longer holds.
4.7 Conclusion
In this chapter, we proved that the (strict) lower bound on the bandwidth of a
low-pass system with no zeros, order exceeding unity, and whose complex poles







and this bound can be approached by making one of the system’s (real) poles
increasingly dominant. We also proved that the upper bound on the bandwidth of
an nth-order low-pass system with no zeros and no complex poles is given by
ωc ≤ nb1
√
21/n − 1, (4.27)
and this bound is attained when all the poles are at the same location. Both bounds
are equally important from a conceptual standpoint, as the lower bound should not
be “favored” over the upper bound, except perhaps for the reason that the system
performs at least as well as the lower bound—i.e., the lower bound serves as a
conservative estimate. However, in a system where all the poles are around the same
ballpark of frequencies, the upper bound may actually serve as a better estimate of
the bandwidth.
In passing, we would also like to note that analogous bounds hold for the low-cutoff
frequency of a high-pass filter based on its infinite-value time constants (IVTs).
Specifically, for the low-cutoff ωc,l of an nth-order (where n > 1) high-pass system








where the τ∞k ’s are the system’s IVTs5, and again, the upper bound also holds in the
presence of complex poles with Q ≤ √2.
In the next chapter, we will return to the notion from Chapter 2 of utilizing abstrac-
tion, modularity, and approximation to capture the critical behavior of a complicated
system in an intuitive, computationally feasible fashion. Specifically, we turn to ana-
log multipliers, a class of circuits commonly used in communications transceivers
as frequency mixers and in phase-locked loops (PLLs) as phase-frequency detectors
(PFDs), for example.
















where pi, i = 1, . . . , n are the system’s poles.
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C h a p t e r 5
ANALYSIS OF A BALANCED ANALOG MULTIPLIER FOR AN
ARBITRARY NUMBER OF SIGNED INPUTS
5.1 Introduction
The double-balanced four-quadrant analog multiplier, invented in the 1960s by
Howard Jones [44] and then improved upon byBarrieGilbert [45], [46], is ubiquitous
in numerous modern electronic systems. Shown in Fig. 5.1, this topology effectively
multiplies its two input voltages VRF and VLO. Furthermore, the double-balanced
nature of the circuit prevents non-product terms (i.e., terms involving VRF or VLO
alone) from appearing at or ‘feeding through’ to the output Vout, making it useful in
various settings. As a result of its many applications (e.g., amplitude modulation,
phase detection, active frequency mixing), it has also been the subject of much
research and academic investigation (e.g., [47]–[54]).
Figure 5.1: An NPN bipolar implementation of the double-balanced current-
commutating analog multiplier (aka Gilbert cell).
In this chapter, we look at a natural generalization of this topology that allows for
the multiplication of an arbitrary number of analog input voltages of any polarity.
Through its analysis, we illustrate how the salient features of a seemingly compli-
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cated circuit can be intuitively understood by properly modularizing its topology
and exploiting its inherent symmetry. In doing so, we will be able to isolate the
system’s bare-bone operational concepts from tedious technical details that clutter
up the main results.
5.2 The Topology—A General Discussion
The stacked, balanced, current-commutating analog multiplier is shown in Fig. 5.2.
Notice that this topology features n pairs of differential pairs (known as switch-
ing stages), whose inputs are cross-coupled and outputs are connected in parallel,
“stacked” on top of one another between the load and the bottom-most differential
pair driven by Vin,0 (known as the transconductance stage). The topology reduces
to the standard (dual-input) analog multiplier of Fig. 5.1 for n = 1. Versions of
this circuit with n = 2 have been reported in [55]–[60] without a detailed general
analysis.
To understand how this circuit works, let us make several observations. First, notice
that the circuit is balanced with respect to each input. To see this, say one of the





of any stage above it will be zero, resulting in zero output. Thus, terms that are not
a product involving every single input cannot feedthrough to the output.
Furthermore, we argue that the output’s polarity is reversed whenever the polarity
of any one of the inputs is reversed. To see this, observe that switching the polarity
of Vin,k interchanges the currents IL,k and IR,k . If k = n, the argument is finished. If
k < n, notice that because IL,k and IR,k are the tail currents of the two differential
pairs of stage (k + 1), we have effectively reversed the polarity of Vin,k+1 with respect
to the circuit. Recursively propagating this reasoning up the stack of switching
stages, we deduce that the polarity of the output is therefore ultimately reversed.
Also note that this topology requires a voltage headroom of (n + 1)Vact + ItailRL
between the supply and the tail current, whereVact is the minimum voltage that must
be dropped across a transistor to keep it in the proper “active” region of operation
(e.g., VCE,sat, VDS,sat) maximized over all possible operating conditions.
In the following sections, we develop a general analytical framework for computing
the output voltage Vout in terms of the input voltages. We assume the transistor
current I is a nonlinear, monotonically increasing function f (V) of the transistor’s
control voltage V (e.g., |VBE |, |VGS | − |VT |). Note that second order effects (e.g.,
Early effect, channel length modulation, body effect) will be neglected.
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Figure 5.2: The stacked, balanced, current-commutating analog multiplier. The
circuit can also be implemented using field-effect transistors.
5.3 The Differential Pair
We begin by considering the differential pair, shown in Fig. 5.3, as it is the funda-
mental building block of the balanced current-commutating analog multiplier. The
differential input voltage Vin steers the tail current IT between the two transistors,
thereby controlling the differential output current Iout B IL − IR. Throughout, we
assume the transistors are matched—that is, they have identical properties.
First, write the following relationship between the transistors’ currents and the tail
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Figure 5.3: The differential pair. The circuit can also be implemented using field-
effect transistors.
current:
IL + IR = f (VX + Vin) + f (VX) = IT (5.1)
where VX is the control voltage of the rightmost transistor.1 We can solve for VX in
terms of Vin and IT: VX ≡ g (Vin, IT); so, IL and IR can be written solely in terms of
Vin and IT:
IL = f [g(Vin, IT) + Vin] (5.2a)
IR = f [g(Vin, IT)] . (5.2b)
Then, we can write the differential output current as a function of the input voltage
and the tail current:
Iout B IL − IR ≡ h(Vin, IT) . (5.3)
Here, we point out two important facts:
1. h must be an odd function of Vin due to symmetry.
2. h = 0 if IT = 0, assuming the reverse leakage current through the transistors
is negligible.
The asymptotic behavior of h will be discussed in detail in Section 5.4.
We will now compute examples of h for several well-known transistors.
1For bipolar transistors, we can modify the right-hand-side of Eq. (5.1) to αIT (where α ≡ IC/IE)
for a more accurate result.
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Bipolar Differential Pair
For bipolar junction transistors, we take V to be the base-emitter voltage |VBE |.
Assuming the forward active region of operation and neglecting the Early effect, the
transistor current is





where IS is the transistor’s saturation current andVth B kT/q is the thermal voltage.
Then [61]






where α ≡ IC/IE. Because the reverse leakage current IS is typically numerous
orders of magnitude smaller than the tail current, we have






Square-Law MOSFET Differential Pair
For metal-oxide-semiconductor field-effect transistors (MOSFETs), we take V to
be the overdrive voltage |VGS | − |VT |. Assuming pinch-off (i.e., saturation) and
neglecting channel length modulation,
f (V) = KV2 · 1{V ≥ 0} (5.7)
where K B (µCox/2) (W/L), and the indicator function ensures that the transistor









sign(Vin) · IT, otherwise
. (5.8)
Short-Channel MOSFET Differential Pair








ª®®®¬ · 1{V ≥ 0} (5.9)
where Esat is the saturation electric field strength (i.e., the saturation velocity is
µEsat). Assuming the carriers in the channel are deeply velocity saturated (i.e.,
EsatL  V), Eq. (5.9) becomes
f (V)  KEsatLV · 1{V ≥ 0}. (5.10)
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Then it is straightforward to see that
h(Vin, IT) =

KEsatLVin, |Vin | < ITKEsatL
sign(Vin) · IT, otherwise
. (5.11)
Subthreshold Conduction
Due to the increasing popularity of the usage of metal-oxide-semiconductor (MOS)
transistors under subthreshold conduction within low-power applications, it is pru-
dent to quickly mention their operation at this point. If |VGS | ≤ |VT |, then the







1 − e−|VDS |/Vth
)
, (5.12)
where n > 1 is an ideality factor2. Reasonably assuming that the drain-source
voltage is at least several thermal voltages (e.g., |VDS | > 3Vth), the dependence of the
drain current on the drain voltage vanishes and we can take the transistor’s control
voltage to be the gate-source voltage V = |VGS |. Then,






In other words, a MOS transistor under weak inversion behaves similarly to a bipolar
transistor, except with a worse turn-on. Because the proportionality constant in
Eq. (5.13) is typically orders of magnitude smaller than the bias current, appealing
to the derivation from Section 5.3, we can compute






which is identical to Eq. (5.6) except for the factor of n.
Note that subthreshold conduction becomes apparent in two different scenarios.
Most importantly, if |VGS | ≤ |VT | at the differential pair’s operating or bias point,
then obviously, Eq. (5.14) accurately characterizes the differential pair for essentially
all input voltages Vin of interest. On the other hand, if the transistors are biased in
strong inversion (and the square-law prevails, for example), for sufficiently large
inputs |Vin | (e.g., |Vin | ≥
√
IT/K for square-law MOSFETs), due to subthreshold
2To elaborate slightly further,




where CS is the capacitance of the semiconductor bulk and Cox is the oxide capacitance.
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leakage, one of the transistors will not simply “turn off” abruptly and conduct no
current whatsoever as implied by Eqs. (5.8) and (5.11). Instead, there will be a
smooth, “exponential-decay like” transition that causes h(Vin, IT) to asymptotically
approach sign(Vin) · IT in accordance with Eq. (5.14). For our purposes though, this
latter scenario does not influence the overall behavior of the differential pair in a
practically significant way.
Fig. 5.4 depicts normalized theoretical plots of h(Vin, IT) vs. Vin based on Eqs. (5.6),
(5.8), and (5.11).
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units of [IT /KEsatL]
Figure 5.4: Current switching in a differential pair as a function of the input volt-
age. Base current and subthreshold conduction were ignored. Due to the chosen
normalizations for theVin-axis, the plot scales may not be quantitatively comparable.
5.4 The Crucial Role of Nonlinearity
Before we proceed with an analysis of the stacked analog multiplier, we briefly
discuss why f (·) must be nonlinear in order for multiplication to occur. To see this,
assume f is linear and notice that the output current can be written as
h(Vin, IT) = f (VX + Vin) − f (VX)
= f (Vin)
(5.15)
which depends solely (and linearly) upon the differential input voltage Vin and not
on the tail current IT. In this scenario, the differential behavior of each switching
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stage becomes independent of and therefore isolated from the operation of the stage
below it, preventing the input voltages from multiplying.3
Of course, this is never truly an issue, at least in large-signal: transistors, being
unilateral devices, can appreciably conduct current in only one direction. Conse-
quently, they turn off for control voltages that do not exceed some threshold, making
f inherently nonlinear. We therefore intuit that differential input voltages above a
certain magnitude (say Vsw, which depends on IT) will turn off one of the pair’s
transistors, thereby completely switching the tail current to the other side (Fig. 5.4).
That is,4
h(Vin, IT) = sign(Vin) · IT for |Vin | ≥ Vsw. (5.16)
As a result, |h| is fundamentally bounded by and therefore dependent on IT.
What if f (·) is locally linear in some neighborhood of the transistor’s operating
or bias point, resulting in a range of input voltages (centered around 0) for which
h (Vin, IT) is independent of the tail current IT (refer to Section 5.3 for an example)?
In this situation, if the input voltage to any switching stage remains poised in this
range, multiplication cannot occur and the output will be zero. This claim will be
proven analytically below in Section 5.5. Essentially, multiplication requires the
differential pair’s output current h(Vin, IT) for every switching stage to depend on IT
at the point where the input voltage Vin is situated.
5.5 General Analysis
We now proceed with an analysis of the output voltage of the stacked analog multi-
plier. Throughout, we will assume that the transistors in each stage are identical but


























) − hn (Vin,n, IR,n−1) ] .
(5.17)
To proceed, the analysis depends on the specific form of h. However, the main
idea is that for any k ∈ {1, . . . , n}, we can decompose IL,k = IAL,k + IBL,k and
3In fact, due to the balanced nature of the topology, one can easily deduce that the output will
be identically zero if h is independent of IT.
4In the presence of reverse bias or subthreshold leakage, Vsw is not well-defined. The more
precise statement is
h(Vin, IT) → sign(Vin) · IT as |Vin | → ∞,
assuming the leakage current is small. See Section 5.3.
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For k = 0, we use Eq. (5.2) with Vin = Vin,0 and IT = Itail.
We will now explore several important specific cases.
Output Current Proportional to Tail Current
If h(Vin, IT) is proportional to IT, the analysis proceeds via induction rather quickly.
Say
h(Vin, IT) = ζ(Vin) IT (5.19)
where ζ(·) is a unit-less, odd function bounded by ±1. Then, from the last step of
Eq. (5.17), we have



























Example with Measurements: Bipolar Multiplier
From Eq. (5.6), the large-signal output current of a bipolar differential pair is






which is proportional to IT. Therefore, comparing Eq. (5.23) with Eq. (5.19), we
can easily compute the large-signal output voltage of a bipolar implementation of
the stacked analog multiplier [56]:









To verify this equation, a bipolar NPN implementation of the stacked analog multi-
plier with n = 4 was constructed using CA3083 transistor arrays. The tail current,
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Itail = 1mA, was implemented using an emitter degenerated 2N3904NPN transistor.
A load resistance of RL = 1 kΩ was used, and the supply was set to VCC = 7 V.
The DC current gain of the transistors was experimentally estimated to be around
β = 100. The common-mode voltage of the k th input was tuned to (1.68 + k) [V].
For each of a total of 100 experiments, 5 input voltages ranging from ±25 mV to
±130 mV were randomly generated using MATLAB and fed to the circuit using
a USB-3106 DAQ board by Measurement Computing.5 The output voltage was





) [V] from Eq. (5.24). A
histogram of the percent error is shown in Fig. 5.5, demonstrating excellent agree-
ment between theory and experiment.













Figure 5.5: 25 bin histogram of the percent error over N = 100 trials. The mean of
the percent error is 1.8%.
5“Small” input voltages were avoided because not all of the transistors in the array are matched
to one another. It can easily be shown [61] that a (voltage-driven) unbalanced bipolar differential
pair is equivalent to a balanced pair with a differential offset voltage equal to Voff = Vth ln(ISL/ISR).
Therefore, the impact of transistor mismatch on the error in the output current is more prominent
for smaller input voltages. Experimentally, an output voltage of 3.3 mV was measured when all the
inputs were nulled, which corresponds to a mean offset voltage of Voff = 17 mV for each pair.
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Small-Signal Multiplication
Here, we assume that the input voltages are sufficiently small such that any de-
pendence on any particular input voltage is essentially linear. The transistor’s
transconductance gm is defined as the rate of change of the output current with




= f ′(V), (5.25)
which can be expressed in terms of the transistor’s bias current I = Ibias by noting
that V = f −1(Ibias). So, we write gm ≡ gm(Ibias) to make this dependence explicit.




















Using Eq. (5.26) to linearize the last step of Eq. (5.17) about Vin,n = 0,


























Noting that if Vin,k = 0 for any k ∈ {0, 1, . . . , n}, then IL,k = IR,k = Itail/2, we now
linearize about Vin,n−1 = 0 to obtain































































6Rigorously, one can use Eqs. (5.1) and (5.2) to linearize Eq. (5.3) about Vin = 0.
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Finally, we linearize about Vin,0 = 0 to obtain7


















where a lowercase variable indicates a small-signal quantity.
Here, we briefly revisit the concept from Section 5.4 that multiplication is a strictly
nonlinear phenomenon, even within the small-signal regime. Notice from Eq. (5.30)
that the key requisite for small-signal multiplication is that the transconductances of
all the switching stage transistors (gm,k, k > 0) change with the bias current at the
operating point. This dependency is clearly non-existent if f (·) is locally linear in
the vicinity of the bias point Ibias = Itail/4, as this also implies that h(Vin, IT) does
not change with IT in some neighborhood of Vin = 0. For this reason, multiplication
of small-signals is not possible if any of the switching stages are constructed from
deeply velocity-saturated short-channel MOS transistors, for example.
Example: Square-Law MOS Multiplier
Let us apply this result to an MOS implementation of the stacked analog multi-
















Finally, we explore the case where all the inputs are large enough such that for
each differential pair, the current is essentially completely switched to one side (i.e.,
|Vin | ≥ Vsw). Then, it is easily seen that in this scenario, the output current is
proportional to the tail current with ζ (Vin) = sign(Vin). Therefore,








which is positive if and only if an odd number of the inputs are negative. So, if
“positive” and “negative” are interpreted in a binary fashion, we see that the stacked
analog multiplier performs an “exclusive or” (XOR) of all the inputs.












Notice that in the hard-switching situation, exactly one transistor from each stage is
on, and therefore the entirety of the tail current will flow through a single path from
the supply to ground (out of 22n+1 possible paths).
Mixture of Small-Signal and Hard-Switching Inputs
Let S ⊂ {0, 1, . . . , n} be a (nonempty) index set. Suppose it is known that Vin,k is a
small-signal if k ∈ S, whereas Vin,k is a large, hard-switching input if k < S. Denote
q B min(S) as corresponding to the bottom-most stage driven by a small-signal
input. Then, it can be shown that



























Here, we used Spectre to run transient simulations on a stacked analog multiplier
with n = 3 (4 inputs) implemented using identical NMOS transistors on a 55-nm
bulk CMOS process. A load of RL = 1 kΩ was used, and the tail was implemented
with an ideal current source.
For a differential pair composed on this technology, the output current h(Vin, IT) as a
function of the input voltageVin was simulated and is depicted in Fig. 5.6 for various
values of the tail current IT.
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V in [V]















IT = 1 mA
IT = 0.5 mA
IT = 0.25 mA
Figure 5.6: A simulated plot of the differential output current vs. the differential
input voltage for various tail currents.
Sinusoidal Inputs with Different Phases
Fig. 5.7 shows the simulation result for sinusoidal input voltages, all of the same
frequency, spaced at a phase of pi/2 apart from one another:








where Vamp = 100 mV, fin = 250 MHz, and k = 0, 1, 2, 3. Thus, in the small-signal











∝ [cos(4ωint) − 1] , (5.35)
which is observed in the simulated output. Of course, the sine wave is not perfect,
as Eq. (5.35) is a small-signal limit.
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Vin,3    
Figure 5.7: Sinusoidal inputs with different phases. Voltages are in [mV]. The tail
current is 0.5 mA.
Sinusoidal Inputs at Multiple Frequencies
Fig. 5.8 shows the simulation result for sinusoidal input voltages at different fre-
quencies:
Vin,k = Vamp sin[(k + 1)ω0t] (5.36)
where Vamp = 100 mV, f0 = 100 MHz, and k = 0, 1, 2, 3. Thus, in the small-signal
limit, it can be shown that the output voltage consists of equally strong harmonics
at DC, 6 f0, 8 f0, and 10 f0:
3∏
k=0
sin[(k + 1)ω0t] ∝ 1 − cos(6ω0t) − cos(8ω0t) + cos(10ω0t). (5.37)
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Figure 5.8: Magnitude spectra of (a) the multi-frequency inputs and (b) the output.
The spectrum was generated by computing a 64-point fast Fourier transform (FFT)
of a 1 µs transient simulation. The tail current is 0.5 mA. Roughly equally strong
harmonics are seen in the output at 0 MHz (DC), 600 MHz, 800 MHz, and 1 GHz.
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Accounting for gain compression (Fig. 5.6), we can use Eq. (5.30) to roughly
estimate the amplitude of the outputs seen in Figs. 5.7 and 5.8. Simulations reveal
gm(0.25 mA) = 3.45 mS, gm′(0.125 mA) = 12.9 V−1, and an average per stage
gain compression factor of 0.83 (defined as the factor by which the differential
pair output current is reduced from gmVin). The constant of proportionality for
Eqs. (5.35) and (5.37) is 1/8. This results in an amplitude (Fig. 5.8b) of
1
8





× (0.1 V)4 = 5.49 mV,
or a peak-to-peak amplitude (Fig. 5.7) of 11 mV, which are reasonably close to the
simulated amplitudes. Note also that our analysis does not account for the current
consumed by the output resistance of the transistors, which further decreases the
output amplitude.
Hard-Switching Square-Wave Inputs
Fig. 5.9 shows the simulation result for ±1V amplitude, 125MHz frequency, square-
wave inputs spaced at a delay of 1 ns apart from one another. Eq. (5.32) therefore
predicts a 500 MHz square-wave output of amplitude ±ItailRL = ±1 V, which is ob-
served in the simulated output. Switching delays due to the transistors’ capacitances
are apparent.






















Vin,3     
Figure 5.9: Square-wave inputs. Voltages are in [V]. The tail current is 1 mA.
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5.7 Higher Order Intermodulation Products
Toquantitatively characterize this circuit’s nonlinearity, we can use amulti-dimensional













where the intermodulation product “gain” is
G(p0, . . . , pn) = 1p0! · · · pn! ·
∂pn+pn−1+···+p0Vout




It is apparent that the small-signal analysis of Section 5.5 deals with the “first”
term of this expansion (where pk = 1 ∀k). The purpose of this section is to derive
the rest of the terms. The analysis is similar in spirit to that of Section 5.5, with
some differences in the technical details. In order to strike a balance between
accuracy and tractability, we make a crucial approximation in our analysis: Fix
a stage k ∈ {1, . . . , n}. Then, 1) nonlinear dependencies (i.e., beyond the first
derivative) of the output Vout on the k th stage’s input Vin,k and 2) any dependence of
Vout on the subset of input voltagesVin,0, . . . ,Vin,k−1 below the k th stage are effectively





meaning of this statement will become clear in the subsequent analysis. Physically,
the intuition behind this statement follows from the circuit’s balanced nature: the
multiplier “works” by generating differences between IL and IR at each stage; all
other signals within the circuit (such as common-mode variations) should not appear
at the output. Consequently, notice that this approximation is predicated on all the
differential pairs within the multiplier being perfectly balanced.
First, we introduce the notation






where h is defined in Eq. (5.3). M (p) essentially represents pth order nonlinearities
in the differential pair.



















8Note that the lower indices of summation are all 1 because the multiplier is balanced with
respect to each input (refer to Section 5.2).
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This is where our above approximation comes into play: we assume the quantity(
IL,n−1 − IR,n−1
)
dominates all higher-order variations of the output with respect to
Vin,n−1 and all variations with respect to the lower input voltages Vin,n−2, . . . ,Vin,0.
Because the final answer is to be evaluated at the operating point where all the inputs





































The first term in the brackets represents the output’s dependence on the nth input; the







) ∀k = 1, . . . , n and then differentiating the output voltagewith respect


























Comparison with Eq. (5.40) allows us to use induction to obtain
∂pn+pn−1+···+p1Vout

























Finally, applying the same procedure and approximation to differentiate with respect




, and evaluating at
Vin,0 = 0 gives us
∂pn+pn−1+···+p0Vout










· M (p0)0 (Itail) .
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Therefore, we have the following result:9
G(p0, . . . , pn) ≈ − 1p0! · · · pn! · RL
n∏
k=1




· M (p0)0 (Itail) . (5.42)
Based on Eq. (5.42), we can infer a very important fact: due to the balanced nature
of the multiplier, only intermodulation products involving an odd power of every
single input voltage will appear at the output. This is because h(Vin, IT) is an odd
function of Vin, and the derivative of an odd function is an even function (and vice
versa). As a result, only when p is odd will M (p)(·) be nonzero.
Application: Gilbert Cell RF Input 3rd Order IMP
To demonstrate the validity of the higher order IMP analysis, we will use Eq. (5.42)
to examine the third-order intermodulation product of the radio frequency (RF) input
for a standard down-conversion Gilbert cell mixer (Fig. 5.1), and then compare the
resulting calculation against simulation. Specifically, we will find the RF input
voltage V∗RF at which the mixing term VRFVLO and the cubic nonlinearity VRF
3VLO
have the same magnitude:
|G(1, 1)|V∗RF VLO = |G(3, 1)|V∗RF3 VLO. (5.43)
Solving for V∗RF and using Eq. (5.42) along with footnote 9 gives us the simple
expression
V∗RF =
√G(1, 1)G(3, 1)  =
√√6 gm,RFM (3)RF  , (5.44)
where the bias currents and voltages can be inferred from Eqs. (5.30) and (5.42).
Next, we used SpectreRF to run transient simulations of this circuit, which was
implemented using identical NMOS transistors on a 55-nm bulk CMOS process.
A load resistance of RL = 1 kΩ was used, and the tail current Itail = 1 mA was
implemented with an ideal current source. To simulate V∗RF, the input frequencies
were set to fLO = 190 MHz and fRF = 200 MHz, and the local oscillator (LO)
amplitude was set to VLO = 10 mV. Fig. 5.10 shows the appropriately scaled
amplitudes of the output tones (obtained by computing a discrete Fourier transform
(DFT) of the output waveform over 100 ns) at fRF − fLO = 10 MHz (the mixing
9Based on the fact that M (1)(IT) = gm(IT/2), it is easy to check that Eq. (5.42) reduces to
Eq. (5.30) when pk = 1 ∀k = 0, . . . , n.
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3rd Order IMP VRF
3
 VLO
Figure 5.10: Comparison of fundamental mixing term with 3rd order IMP. Linear
extrapolations on the data were used to obtain the intersection point, which occurs
at V∗RF = 803 mV.
Transistor simulations reveal gm,RF(0.5 mA) = 5.588 mS and
M (3)RF(1 mA) =
55.63 mA/V3. This leads to a theoretically computed input intercept point of
V∗RF = 776 mV, which is very close to the simulated value of 803 mV.
Finally, by replacingVLO withVLO cos (ωLOt) andV∗RF withVRF cos (ω1t)+VRF cos (ω2t),
it is easily seen that the RF amplitude for which the output tones at ω1,2 − ωLO and(
2ω1,2 − ω2,1
) − ωLO have the same amplitude, which characterizes the RF input’s





10The amplitude of the tone at 3 fRF − fLO was scaled by a factor of 4 because
cos x cos y =
1
2
cos(x − y) + other harmonics,
cos3 x cos y =
1
8
cos(3x − y) + other harmonics.
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5.8 Frequency Response—Bandwidth Analysis
While the previous section generalized the low-frequency, small-signal analysis
of Section 5.5 by considering higher order intermodulation products between the
inputs, in this section, we extend the discussion of Section 5.5 along a different
direction by looking at high-frequency behavior. Specifically, we will develop
a simple framework for computing the small-signal “bandwidth” of the stacked
analog multiplier. To that end, let us assume small-signal sinusoidal inputs and
look at how device parasitics influence the amplitude of the output. Although a
bandwidth analysis of frequency mixers is typically somewhat complicated due to
their time-varying nature [62], [63], we will introduce a reasonable approximation
here that both significantly simplifies the analysis and imparts insight into some of
the circuit’s bandwidth limiting factors. Namely, in the presence of a sufficiently
large input drive resistance RS, the response of a differential pair to changes in its tail
current (a common base/gate response) is significantly faster11 than to changes in
the differential input voltage (a common emitter/source response). What this means
for our multiplier is that the k th stage’s dynamics can essentially be estimated by the
action of the stage’s (zero-value) time constant on its input frequency [43]; the time-
varying tail currents IL,k−1 and IR,k−1 serve only to periodically but instantaneously





Under this framework, an input voltage vin,k to stage k at frequency ωin,k is, to the
first order, effectively altered by the following amplitude frequency response factor
[43], [51]:
vin,k −→ vin,k1 + jωin,kτk  (5.45)
where 1/τk is the 3-dB bandwidth of stage k when it is driven “in isolation.” This
is defined as the bandwidth of the k th stage when it is removed from the multiplier
and operated under the following conditions:
1. For k > 0, the tails IL,k−1 and IR,k−1 are connected to DC current sources with
a small DC difference between them (otherwise the output would be zero).
2. The output port (i.e., where IL,k and IR,k flow into) is loadedwith the equivalent
“load” resistance seen by the k th stage within the multiplier.
11Within the domain of lumped element circuits that are driven sinusoidally, speed is spoken of
in a phase-shift (as opposed to delay) sense. The “faster” a system responds to an input, the less
phase shift there is between that input and the output.
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Alternatively, this definition is approximately equivalent to the bandwidth of the
multiplier with respect to vin,k when all other inputs are excited by small DC voltages.










where RS is the differential input voltage source resistance and RL,k is the equivalent
single-ended load resistance seen by the k th stage. Clearly RL,n = RL; for k < n,
RL,k ≈ 1/2gm,k+1. Also note that for k = 0, the above expression should be halved
because there are half as many parasitics.
Next, any load capacitor (effective or explicit) that appears in parallel with the load
resistance RL will be encountered by the output currents IL,n and IR,n. Therefore,




 = RL|1 + jωoutRLCL | (5.47)
where ωout is the frequency of the output tone of interest.
Note that these expressions are notmeant to provide the complete amplitude response
as a function of frequency; we seek only to use them to provide a rough estimate
of the multiplier’s small-signal “bandwidth” with respect to each input. Also, we
make no attempt to look at the phase response of the multiplier.
To test our framework, we used SpectreRF to run transient simulations on the
multiplier with various input configurations, the results of which are summarized in
Table 5.1. The multipliers were implemented using NMOS transistors on a 55-nm
bulk CMOS process with RL = 1 kΩ and an ideal Itail = 0.5 mA. All the input
voltages were sinusoidal with an amplitude of 50 mV, and each input featured an
internal source resistance of RS = 2kΩ. Each stages’ input frequency fin,k was either
held constant or depended on an “input frequency” fin that was varied; the bandwidth
for each scenario was then defined with respect to fin. The 3-dB bandwidth of the
multiplier was simulated by locating the value of fin for which the magnitude of
the output’s mixing tone at fout =
∑n
k=0 fin,k (obtained by computing a DFT of the
output waveform over 20 ns) decreases by 3 dB from what it is when fin is low
(50 MHz). The bandwidth was theoretically estimated by assuming the amplitude
of the small-signal output voltage varies with frequency according to Eqs. (5.45)
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Table 5.1: Bandwidth Simulation Results
Scenario Theoretical BW Simulated BW % Deviation
2 inputs, fin,0 = 5 GHz,
fin,1 = fin varied.
5.55 GHz 5.05 GHz 9.4%
2 inputs,
fin,0 = 100 MHz,
fin,1 = fin varied.
6.53 GHz 6.55 GHz 0.3%
2 inputs, fin,1 = 5 GHz,
fin,0 = fin varied.
5.55 GHz 5.55 GHz 0%
2 inputs,
fin,1 = 100 MHz,
fin,0 = fin varied.
6.53 GHz 7.40 GHz 12%
2 inputs,
fin,k = (k + 1) fin ∀k. 2.59 GHz 2.55 GHz 1.6%
3 inputs,
fin,k = (k + 1) fin ∀k. 1.43 GHz 1.25 GHz 13%











where each stage’s time constant was obtained via AC simulation of the multiplier
with the stage of interest being driven in isolation. Each stage was designed to have
a 3-dB bandwidth of roughly 7.9 GHz, leading to a time constant of τk = 20 ps ∀k.






Based on transistor characterization simulations, we found gm,n(0.125mA) = 2.09mS
and Cgd,n = 3.44 fF.
Looking at the simulation results, we note several shortcomings of our relatively
simple theoretical framework. Our model appears to be less accurate when there are
more inputs, likely due to the fact that the “phase shift” from the tail currents of the
bottommost stages to the output, which our approximation neglects by construction,
starts becoming appreciable as the number of intermediate stages between them
increases. Also, notice that we fail to account for the fact that when there are 2
inputs, the LO stage seems to have an inferior bandwidth compared to the RF stage
even though both stages in isolation have the same bandwidth.
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On a final note, it appears based upon comparison with simulation that the dynamics
due to the time-varying tail currents cannot be simply modeled as that of an output
pole acting on the intermediate output frequencies of each stage.
5.9 Conclusion
By stacking switching stages within a double-balanced current-commutating ana-
log multiplier, a generalization of the topology that allows for the multiplication
of an arbitrary number of input voltages was realized. A general framework for
analyzing the circuit given any nonlinear transistor I-V characteristic was formu-
lated. Throughout this chapter, we demonstrated that by employing a modular and
intuitive, as opposed to brute-force and exact, analysis ideology which 1) views the
system in terms of its appropriate building blocks for a given investigative context or
2) exploits the system’s inherent physical or mathematical structure; we were able
to temper rigor with insight and efficaciously extract the system’s most important
attributes and dominant characteristics. In particular, the multiplier’s small-signal
characteristics, higher-order intermodulation products, and frequency response were
looked at. Specifically, we observed that under the right conditions, the time-varying
nature of the mixing process could be abstracted away, allowing us to effectively
decouple the dynamics of the individual stages from one another. Simulations and
measurements that confirmed the analysis were also reported.
In passing, wewould like tomention two potential advantages of this circuit that were
not discussed in detail. First, the stacked nature of the multiplier’s topology makes
it feasible within high-voltage processes (such as those used for RF power amplifier
design). Also, the low output impedance seen by each stage (except possibly the
last) may result in superior bandwidth properties when compared against a mere
cascade of multiple two-input analog multipliers (e.g., Gilbert cells).
In conjunction, Chapters 2–5 show that by striking a balance between rigor and
intuition, between focusing on detail and thinking abstractly, and between exact and
approximate analysis, we can yield novel insights into the functional behavior of
various electronic systems, greatly aiding in their design and analysis.
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C h a p t e r 6
OTHER WORKS
This chapter focuses on the more significant contributions I made to the tapeouts I
had the pleasure of participating in during my time in graduate school. Both works
described below were implemented on TSMC’s 55-nm bulk CMOS GP process.
6.1 On-Chip Temperature Sensor for Space Applications
The ability to monitor the ambient temperature on-chip is desirable in certain sit-
uations, such as for electronics to be used in outer space. The design of accurate
on-chip temperature sensors that are robust against process and voltage variations
has been a subject of persistent interest, with the current state-of-the-art featuring
some impressive specifications [64]. To build an integrated circuit that achieves this
functionality, recall that owing to the Boltzmann distribution of electrons, junction
devices feature a current that is proportional to exp (qV/kT), a strong and very
well-defined temperature dependence.
In this section1, we briefly describe the design of an on-chip thermometer with a
linear output characteristic, operable from 25℃ to 150℃ and featuring a linear
output characteristic with a slope of 7.6 ± 0.15 mV/℃ over the operation range.
Furthermore, the sensor’s output variation was bounded by ±1℃ over process
corners, ±2.5℃ over anticipated worst-case supply variations, and±6℃ over device
mismatch (3σ). The sensor occupies an area of 110× 110 µm2 and consumes 1 mA
of current from a 3.3 V supply; its schematic and layout are shown in Fig. 6.1.
1The author graciously thanks Dr. Florian Bohn and Behrooz Abiri for the invaluable guidance
they provided to me with respect to this project.
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(a) Schematic (including dummy devices)
(b) Layout
Figure 6.1: (a) Schematic and (b) layout of the temperature sensor. The rectangular
blocks in the schematic are 1 V-to-2.6 V digital level shifters. The top of the layout
contains a shift register used for programming the switching bits.
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Basic Measurement Principle: PTAT Current Generation
The underlying principle of operation for the designed sensor is the generation of a
current that is proportional-to-absolute-temperature (PTAT). To that end, consider
the circuit depicted in Fig. 6.2 [65]. Since the amplifier ensures that nodes X and Y
are at the same potential, and since the two diodes must carry the same current, this
























which is proportional to T , the absolute temperature. Then, if we are able to copy
this PTAT current as shown and feed it to an output resistor, the voltage across the
resistor will itself be PTAT and can serve as a measure of the temperature, assuming
that the dependence of the resistance upon the temperature is negligible to the first
order. In actuality, the amplifier shown in Fig. 6.2 was implemented using a floating
cascode mirror.
Figure 6.2: Core circuit for generating a PTAT current.
Supply Regulation
An issue unique to the chip that houses this sensor is that it contains a phased array
wireless power transfer system. Therefore, the circuitry contains power amplifiers
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which draw significant amounts of transient current. This can cause the on-chip
supply to fluctuate (below nominal) significantly. To make the sensor robust against
supply variation, we designed our circuit to work off of a lower supply (specifically
2.64 V as opposed to the nominal VDD = 3.3 V). The lower supply was generated
using a PFET based supply regulator, shown in Fig. 6.3. It is easy to see that the








Figure 6.3: PFET based supply regulator. Ccomp was chosen to yield a phase margin
of roughly 60°. Cbypass was added to help filter out high frequency fluctuations in
the supply.
The reference Vref is a Si bandgap voltage (1.2 V which was generated elsewhere
on-chip.2 The compensation capacitor was carefully chosen to ensure stability of
the feedback loop. The regulator was able to supply a voltage of Vregulated = 2.4 V
to the sensor while VDD fluctuated over 2.7–3.4 V. A parametric simulation of the
output characteristics as VDD was swept is shown in Fig. 6.4.
2In retrospect, the bandgap could also have been generated internally, provided the startup
circuitry was carefully designed.
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Figure 6.4: Differential output voltage (top) and slope (middle) vs. temperature as
VDD was swept from 2.7 V to 3.4 V in 0.1 V increments. The average slope over the
entire temperature range is also plotted (bottom) for these values of VDD.
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Output Resolution: Current Bleeding
It was desired to have the sensor to roughly have a 1 V output range over the
temperature range 25℃–150℃. This corresponds to a resolution of 8 mV/℃. A
PTAT voltage with this slope would reach 8 mV/℃ × (273 + 150)℃ = 3.38 V,
which is problematic since our regulated supply is at 2.6 V. Therefore, it became
necessary to bleed away a fixed current from the PTAT current before feeding it to
the output resistor.
It is imperative that the bled current Ibleed be constant with temperature. In the
course of design, we discovered that the temperature dependence of the technology’s
threshold voltageVT is rather significant; therefore, we needed to implement a current
source that is VT independent. To that end, we used the circuit shown in Fig. 6.5. It









Figure 6.5: Implementation of a VT independent current source, used as the current
bleeder for the temperature sensor.
Finally, the output of this sensor went to an ADC that required a differential input
between 0 V and 1 V. This was accomplished by simply connecting the positive
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end to the sensor’s output and the negative end to a resistive divider whose output
voltage is equal to that of the sensor at 25℃.
Robustness Against Process Variation
On top of being independent to fluctuations in the supply, we also needed the sensor’s
output to be robust against process variations. Chip to chip variations manifest
themselves as process corners, and although such variations can be compensated
for by calibrating each chip’s sensor separately, such a procedure is not feasible for
systems that need to be produced and distributed en masse. Instead, it is better for
the circuit’s performance to exhibit precision from chip to chip. More specifically,
we need the output characteristic to be “bias independent,” so to speak. Since
variations in the gain of the operational amplifiers do not affect the output much,
the main bottleneck here was the bias circuitry for the floating mirror of the PTAT
current generator. To that end, we generated the cascode gate biases by copying
branches of the current generator circuitry, and connecting them (either directly for
the NFET, or via a current mirror for the PFET) to diode-connected devices with 1/5
theW/L ratio. This “internal” generation of the biases allows most of the voltages
and currents within the circuit to change “together” as threshold voltages or channel
mobilities vary, resulting in an output characteristic that is relatively independent
of process corners. An extracted simulation over the worst-case corners, which we
determined to be slow-slow and fast-fast, is shown in Fig. 6.6.
Figure 6.6: Differential output voltage (left) and slope (right) vs. temperature for
the worst-case process corners, slow-slow (yellow) and fast-fast (red).
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Local variations on a single chip are also problematic, since much of the design is
current mirror based, a circuit which fundamentally relies on devices being identical
to one another. The mismatch between branch currents is then translated into offset
errors at the output. To compensate against mismatch, we first used very long-
channel transistors for all of the critical devices. This serves two purposes. First,
it increases the output resistance of these transistors (i.e., decreases channel-length
modulation), causing them to behavemore similarly to ideal current sources. Indeed,
the dependence of the devices’ currents upon unequal drain voltages introduces
deviations between branch currents that need to be matched. Second, it increases the
area of the devices, allowing local variations to average out with higher probability.
Next, the floating mirrors were cascoded as mentioned above; this further decreases
the output resistance of the current sources. Finally, instead of an ordinary current
mirror, a four transistor Wilson current mirror was used in the bias circuitry for the
gate of the PMOS cascode.
To further compensate for mismatch, we employed a “chopping and averaging”
technique. Specifically, devices that needed to be matched could be interchanged
with one another using switches. We determined that a total of 4 switching patterns
exhausted the effective possibilities, leading to 2 input bits that could be toggled. The
average of the output voltage from each of these 4 states would then be independent
of device mismatch, to the first order. A Monte Carlo simulation of the output
voltage is shown in Fig. 6.7, showing a 3σ variation of 15.6 mV or 6℃.
Figure 6.7: Monte Carlo simulation for device mismatch of the sensor’s output
voltage (single-ended) at 110℃.
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6.2 DC-DC Converter
DC-DC converters see high demand in modern digital and mixed-signal systems
since circuits that operate off of different supplies often need to be integrated together
on-chip. Most on-chip DC-DC converters utilize switched capacitor implementa-
tions, where the primary design tradeoffs are between area consumption and power
efficiency. The current state-of-the-art [66], [67] boasts 85% efficiency and 15 dis-
tinct conversion ratios through a cascade of 4 stages on a chip area of 4.645 mm2.
Through a novel switching schemewhich wewill briefly describe below, our design3
achieves 89%efficiency and 42 distinct conversion ratios through coprime cascading
of 3 stages on a chip area of 1.62 mm2 in simulation. Table 6.1 summarizes this
performance comparison.
Table 6.1: DC-DC Converter Performance Comparison Table
ISSCC 2014 [66] Our Design
Power Efficiency η 85% 89%
Number of Cascaded Stages 4 3
Number of Conversion Ratios 15 42
Chip Area 4.645 mm2 1.62 mm2
The schematic for one possible configuration of a single stage of our DC-DC con-
verter is depicted in Fig. 6.8. This configuration yields Vout = (2/3)Vin in steady
state (corresponding toVin/3 across each capacitor). It should be apparent that there
are a total of 4 possible configurations, depending on whether the 2 capacitors are
connected in parallel or in series for the two switching possibilities: source and
ground. For example, the converse of the depicted configuration in Fig. 6.8 consists
of series capacitors being connected to the source and parallel capacitors being con-
nected to ground; this corresponds to (2/3)Vin across each capacitor and an output
voltage of Vout = Vin/3. The remaining two configurations are where the capacitors
are connected either in series or in parallel all the time (the former is suboptimal
from an efficiency standpoint), both of which obviously result in the output voltage
being equal to Vin/2.
3This work was conducted in collaboration with Parham Khial.
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Figure 6.8: High-level schematic of one possible configuration of a single stage
of the DC-DC converter, resulting in Vout = (2/3)Vin. For our design, we used
C = 5 pF.
The switching signals, S1 and S¯1 to S15 and S¯15, correspond to 15 equally distributed
phases over [0, 2pi) as well as their complements. This was implemented with an
on-chip 15-stage current-starved differential ring oscillator, tunable from roughly
1MHz to 500MHz. Clearly, the source ports of all 15 switching blocks are connected
to the input voltage source, whereas the load ports of all 15 switching blocks are
connected to the output load resistor. The layout of a single stage is shown in
Fig. 6.9.
90
Figure 6.9: Top cell of the DC-DC converter, including pads.
A representative simulation of the extracted design is shown in Fig. 6.10, where the
theoretical output voltage should be 2/3 V. The deviation between the (average)
simulated output voltage and 2/3 V stems from the unequal capacitive loads of the
switches that the ring oscillator’s various phases need to drive.
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Figure 6.10: Transient simulation of the output voltage (top red), S1 (middle yellow),
and S¯7 (bottom green) for a load of RL = 5 kΩ. The input voltage is Vin = 1 V and
the oscillation frequency is 40 MHz.
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C h a p t e r 7
CONCLUSION
In this thesis, we presented four mathematical frameworks for modeling electronic
systems. The first was a coupled differential equation formulation describing the
phase and amplitude of an oscillator under injection based on generalized amplitude
and phase ISFs. While existing injection locking and pulling theories are restricted
to particular types of oscillators or injections and typically make assumptions about
the injection strength or frequency, our proposed formulation is applicable to any
type of oscillator (LC, ring, relaxation, etc.) and any type of injection (large/small,
periodic/aperiodic, sub-/super-harmonic, square/sinusoidal, etc.). The second was
an exact, phasor based physical analysis of an ideal LC oscillator (comprised of a
lossy tank replenished by a nonlinear transconductor) under sinusoidal injection.
Through this analysis, we clearly exposed the commonly overlooked exact physical
mechanism underlying how a sinusoidal current locks an LC oscillator. This led
us to both a necessary condition and a sufficient condition for injection locking to
occur, thereby generalizing the concept of the lock range. We also analyzed in
detail the often made assumption that the transconductor’s output current preserves
phase modulation in the oscillation voltage. The third was a proof of the lower and
upper bounds of an LTI system’s bandwidth based on the sum of its ZVTs. Finally,
the fourth was a modular analysis of a balanced analog multiplier for an arbitrary
number of signed inputs—the large- and small-signal characteristics as well as the
“bandwidth” were derived for an arbitrary device nonlinearity. The analysis was
confirmed by some basic simulation and measurement results.
Throughout, notice that each model was motivated by physical intuition which was
later justified mathematically. For example, we learned that when oscillators are
subjected to periodic injections, the “objective” of the injection is to alter the phase of
the oscillator sufficiently per cycle such that it can oscillate at the injection frequency.
If and when this objective is accomplished, the “remaining” amount of injection
simply adds energy to the oscillator and increases the oscillation amplitude in steady
state. But, since the phase of a stronger oscillator responds less to injections of the
same size, the dynamics of the amplitude and phase of an oscillator under injection
are inherently coupled. Additionally, through this insight, we were able to discuss
the “in-phase” and “reactive” portions of the injection current. Another example
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lies in our analysis of the multiplier: we exploited the symmetry of the topology to
extract the bare-bone operating principles of the circuit without being bogged down
by computational details. As a final example, most electrical engineers would intuit
that the sum of the ZVTs, which essentially constitutes a worst-case estimate of the
circuit’s time constant since it assumes all of the reactive elements energize in series,
forms a conservative estimate (or lower bound) of the system’s bandwidth. Based
on the obvious reasoning that this estimate is exact for a first-order system, we can
postulate that the lower bound is approached by having one of the poles dominate
and that the upper bound is achieved in the opposite scenario.
We hope that not only will the specific substantive knowledge presented in this thesis
be useful to circuit designers, but that the spirit of tempering mathematical rigor
with physical intuition and balancing detailed analysis against abstract modularity
be incorporated into the engineering thought process in general.
7.1 Future Directions
Of all the topics discussed, the one with the most room for further development
as well as the highest potential for scientific impact is the modeling of oscillators
under injection. Such an endeavor would produce a much-needed general theory for
injection locking and pulling in electrical oscillators. Although the ideas presented
in this thesis laid the groundwork, there are still numerous deficiencies that need
to be addressed. While the coupled differential equation formulation for capturing
amplitude and phase disturbances is reasonable, its validity as well as how its pa-
rameters can be estimated must be looked into. Specifically, although the simulation
and computation of the phase ISF Γ(φ, ξ) for ξ = 0 has been studied extensively,
including the derivation of closed-form expressions for well-known oscillators (LC
cross-coupled pair, Colpitts, ring, relaxation), a systematic methodology for dealing
with ξ , 0, calculating the amplitude ISF Λ(·,·), and estimating the coefficients
that govern the dynamics of amplitude restoration has not been developed. Ul-
timately, an analytical model for predicting how an arbitrary electrical oscillator
responds to any deterministic or stochastic injection which carries mathematical
rigor, bears a sufficiently accurate connection to physical reality, and exhibits the
generality, insight, and ease-of-use that Hajimiri’s celebrated oscillator phase noise
theory1 [1]–[4] revels in would greatly contribute to our fundamental understanding
of oscillators as well as to their design.
1In some sense, such a model would be a generalization of Hajimiri’s theory, since both are
fundamentally constructed from the concept of the ISF.
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